IP Library › Granted Patent US 8,626,483
Granted Patent B2
US 8,626,483 · App. 13/271,117 · Granted Jan 7, 2014

Efficient clock models and their use in simulation

Inventors: Dirk Vermeersch (San Jose, CA); Karl Van Rompay (Nieuwpoort, BE)
Assignee: Synopsys, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,626,483
App. No.
13/271,117
Granted
Jan 7, 2014
Kind
B2
Abstract

Methods simulating a system of devices are described. A model that simulates the system is executed. The system model includes a plurality of modules. A clock object for a module can be disabled when it is not needed or not being used.

Claims (38)

1. A computer-implemented method comprising:

executing a simulation model comprising a first software module, and a second software module, the second software module configured to run using a second software clock, and the first software module configured to run using a first software clock or the second software clock, the first software clock advancing a simulation at a faster rate relative to the second software clock;

during the simulation, either:

driving both the first software module and the second software module with the second software clock in response to the first software module being active and the second software module being active; or

driving the second software module with the second software clock in response to the first software module being inactive and the second software module being active; and

disabling the second software clock and using the first software clock to drive the first software module in response to the first software module being active and the second software module being inactive.

2. The method of claim 1 further comprising monitoring processes in the simulation that are sensitive to the second software clock, the second software clock disabled when no processes are sensitive to the second software clock.

3. The method of claim 1 further comprising receiving an indication that a process in the simulation that is sensitive to the second software clock is no longer sensitive to the second software clock.

4. The method of claim 1 further comprising enabling the second software clock object for the second software module in response to the second software module becoming active.

5. The method of claim 1 further comprising receiving an indication that a process in the simulation is waiting for a clock event from the second software clock.

6. The method of claim 1 wherein the simulation model is constructed in a language compliant with SystemC and comprises statically-sensitive processes and dynamically-sensitive processes, wherein the method further comprises:

maintaining a count of statically-sensitive processes; and

disabling the second software clock when the count is zero and no dynamically-sensitive processes are sensitive to the second software clock.

7. A non-transitory computer readable medium configured to store instructions, the instructions when executed by a processor cause the processor to:

execute a simulation model comprising a first software module and a second software module, the second software module configured to run using a second software clock, and the first software module configured to run using a first software clock or the second software clock, the first software clock advancing a simulation at a faster rate relative to the second software clock;

during the simulation, either:

drive both the first software module and the second software module with the second software clock in response to the first software module being active and the second software module being active; or

drive the second software module with the second software clock in response to the first software module being inactive and the second software module being active; and

disable the second software clock and use the first software clock to drive the first software module in response to the first software module being active and the second software module being inactive.

8. The non-transitory computer readable medium of claim 7 further comprising instructions that cause the processor to monitor processes in the simulation that are sensitive to the second software clock, the second software clock disabled when no processes are sensitive to the second software clock.

9. The non-transitory computer readable medium of claim 7 further comprising instructions that cause the processor to receive an indication that a process in the simulation that is sensitive to the second software clock is no longer sensitive to the second software clock object.

10. The non-transitory computer readable medium of claim 7 further comprising instructions that cause the processor to enable the second software clock for the second software module in response to the second software module becoming active.

11. The non-transitory computer readable medium of claim 7 further comprising instructions that cause the processor to receive an indication that a process in the simulation is waiting for a clock event from the second software clock.

12. The non-transitory computer readable medium of claim 7 wherein the simulation model is constructed in a language compliant with SystemC and comprises statically-sensitive processes and dynamically-sensitive processes, and further comprising instructions that cause the processor to:

maintain a count of statically-sensitive processes; and

disable the second software clock when the count is zero and no dynamically-sensitive processes are sensitive to the second software clock.

13. A computer system comprising:

a processor; and

a non-transitory computer readable medium configured to store instructions, the instructions when executed by the processor cause the processor to:

execute a simulation model comprising a first software module and a second software module, the second software module configured to run using a second software clock, and the first software module configured to run using a first software clock or the second software clock, the first software clock advancing a simulation at a faster rate relative to the second software clock;

during the simulation, either:

drive both the first software module and the second software module with the second software clock in response to the first software module being active and the second software module being active; or

drive the second software module with the second software clock in response to the first software module being inactive and the second software module being active; and

disable the second software clock and use the first software clock to drive the first software module in response to the first software module being active and the second software module being inactive.

14. The computer system of claim 13 wherein the non-transitory computer readable medium further comprises instructions that cause the processor to monitor processes in the simulation that are sensitive to the second software clock, the second software clock disabled when no processes are sensitive to the second software clock.

15. The computer system of claim 13 wherein the non-transitory computer readable medium further comprises instructions that cause the processor to receive an indication that a process in the simulation that is sensitive to the second software clock is no longer sensitive to the second software clock.

16. The computer system of claim 13 wherein the non-transitory computer readable medium further comprises instructions that cause the processor to receive an indication that a process in the simulation is waiting for a clock event from the second software clock.

17. The computer system of claim 13 wherein the simulation model comprises statically-sensitive processes and dynamically-sensitive processes, wherein the non-transitory computer readable medium further comprises instructions that cause the processor to maintain a count of statically-sensitive processes, and wherein the second software clock is disabled when the count is zero and no dynamically-sensitive processes are sensitive to the second software clock.

Continuity (2)
Continuation 11069616 · Feb 28, 2005
Related Publication 20120101798A1 · Apr 26, 2012