IP Library › Granted Patent US 8,659,352
Granted Patent B2
US 8,659,352 · App. 13/601,038 · Granted Feb 25, 2014

Power amplifier

Inventors: Takayuki Matsuzuka (Tokyo, JP); Kazuhiro Iyomasa (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,659,352
App. No.
13/601,038
Granted
Feb 25, 2014
Kind
B2
Abstract

A power amplifier includes: a first amplifying element amplifying an input signal; a second amplifying element amplifying an output signal of the first amplifying element; a third amplifying element amplifying the input signal; a first switch connected between an output of the first amplifying element and an input of second amplifying element; a second switch connected between an output of the first amplifying element and an output of the third amplifying element; a third switch connected between an output of the first amplifying element and an output of the second amplifying element; a reference voltage generating a circuit generating reference voltage; a bias circuit supplying a bias current, based on the reference voltage, to inputs of the first, second, and third amplifying elements; and a control circuit controlling the first, second and third switches and the reference voltage generating circuit.

Claims (27)

1. A power amplifier comprising:

a first amplifying element amplifying an input signal;

a second amplifying element amplifying an output signal of the first amplifying element;

a third amplifying element amplifying the input signal;

a first switch connected between an output of the first amplifying element and an input of second amplifying element;

a second switch connected between an output of the first amplifying element and an output of the third amplifying element;

a third switch connected between an output of the first amplifying element and an output of the second amplifying element;

a reference voltage generating circuit generating a reference voltage;

a bias circuit supplying a bias current, based on the reference voltage and supplied to inputs of the first, second, and third amplifying elements; and

a control circuit controlling the first, second and third switches and the reference voltage generating circuit, wherein, when the control circuit turns the first switch off and turns the second and third switches on, the control circuit stops the reference voltage generating circuit from generating the reference voltage.

2. The power amplifier according to claim 1 , wherein

the reference voltage generating circuit includes

an output terminal outputting the reference voltage, and

a fourth switch connected between the output terminal and a grounding point, and

the control circuit controls the fourth switch.

3. The power amplifier according to claim 2 , wherein

the reference voltage generating circuit includes

a first resistor connected in series with the fourth switch,

a fifth switch connected in parallel with the fourth switch, and

a second resistor connected in series with the fifth switch, and

the control circuit controls the fifth switch.

4. The power amplifier according to claim 3 , wherein

the reference voltage generating circuit includes

a third resistor connected in series with the fourth switch and the first resistor, and

a fourth resistor connected in series with the fifth switch and the second resistor,

the first and second resistors are semiconductor resistors, and

the third and fourth resistors are thin metal resistors.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2017
From: MITSUBISHI ELECTRIC CORPORATION
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 040839/0688 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FIRST NAMED INVENTOR'S LAST NAME PREVIOUSLY RECORDED ON REEL 029239 FRAME 0453. ASSIGNOR(S) HEREBY CONFIRMS THE FIRST NAMED INVENTOR'S LAST NAME IS MATSUZUKA. Recorded Jan 2, 2013
From: MATSUZUKA, TAKAYUKI; IYOMASA, KAZUHIRO
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 029560/0802 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2012
From: MATSUSUKA, TAKAYUKI; IYOMASA, KAZUHIRO
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 029239/0453 →
Priority Claims (1)
JP 2012-059034 · Mar 15, 2012 · national
Continuity (1)
Related Publication 20130241659A1 · Sep 19, 2013