IP Library › Granted Patent US 8,710,509
Granted Patent B2
US 8,710,509 · App. 13/287,515 · Granted Apr 29, 2014

Liquid crystal panel and liquid crystal display

Inventor: Shingo Nagano (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,710,509
App. No.
13/287,515
Granted
Apr 29, 2014
Kind
B2
Abstract

A liquid crystal panel, comprising: an array substrate including: a display area, in which pixels disposed, wherein the pixel includes: a switching device; a lower electrode; an insulating layer formed on the lower electrode; an upper electrode, which has a plurality of slits to generate a fringe electric field; and a common signal line; a scanning line; a signal line crossing the scanning line; and a contact hole; and an opposite substrate, wherein one electrode of the upper electrode and the lower electrode is a pixel electrode connected to the switching element, and the other electrode thereof is a common electrode, wherein the signal line is disposed at every two pixels adjacent in a scanning line direction, wherein the contact hole is shared by the adjacent two pixels and is formed at an intervening region of the two adjacent pixels in which the signal line is not provided.

Claims (52)

1. A liquid crystal panel, comprising:

an array substrate including:

a display area, in which a plurality of pixels disposed in a matrix form on a substrate, wherein the pixel includes:

a switching device;

a lower electrode;

an insulating layer formed on the lower electrode;

an upper electrode, which has a plurality of slits to generate a fringe electric field between the lower electrode and the upper electrode, and which is formed on the insulating layer; and

a common signal line, which supplies a predetermined common potential, and which is formed at a layer lower than the insulating layer;

a signal line crossing the scanning line; and

a contact hole; and

an opposite substrate including a black matrix and arranged to be opposite to the array substrate with sandwiching a liquid crystal,

wherein one electrode of the upper electrode and the lower electrode is a pixel electrode connected to the switching element, and the other electrode thereof is a common electrode having the predetermined common potential,

wherein the signal line is disposed at every two pixels adjacent in a scanning line direction,

wherein the contact hole connects the common electrode and the common signal line, and

wherein the contact hole is shared by the adjacent two pixels and is formed at an intervening region of the two adjacent pixels in which the signal line is not provided.

2. The liquid crystal panel according to claim 1 ,

wherein, in the intervening region of the two adjacent pixels in which the signal line is not provided, the common electrode of one of the two adjacent pixels is connected with the common electrode of the other of the two adjacent pixels at a same layer.

3. The liquid crystal panel according to claim 1 ,

wherein one common electrode is connected to the other common electrode of the pixel adjacent in a signal line direction across the scanning line.

4. The liquid crystal panel according to claim 1 ,

wherein the slits of the upper electrode are disposed in two symmetric directions at a predetermined equal angle with respect to the scanning line direction.

5. The liquid crystal panel according to claim 1 ,

wherein the slits of the upper electrode are disposed in parallel with the signal line direction.

6. The liquid crystal panel according to claim 1 ,

wherein one common electrode is connected with the other common electrode of the pixel adjacent in the scanning line direction across the signal line.

7. The liquid crystal panel according to claim 1 ,

wherein the common signal line is formed at a same layer as the scanning line, and

wherein the common signal line is formed in the scanning line direction.

8. The liquid crystal panel according to claim 1 ,

wherein the signal line includes a bent portion.

9. The liquid crystal panel according claim 8 ,

wherein the common signal line crosses the signal line at the bent portion.

10. The liquid crystal panel according claim 1 ,

wherein the lower electrode is the pixel electrode and the upper electrode is the common electrode.

11. A liquid crystal display including the liquid crystal panel according to claim 1 .

12. A liquid crystal panel, comprising:

an array substrate including:

a display area, in which a plurality of pixels disposed in a matrix form on a substrate, wherein the pixel includes:

a switching device;

a lower electrode;

an insulating layer formed on the lower electrode;

an upper electrode, which has a plurality of slits to generate a fringe electric field between the lower electrode and the upper electrode, and which is formed on the insulating layer;

a common signal line, which supplies a predetermined common potential, and which is formed at a layer lower than the insulating layer;

a signal line crossing the scanning line; and

a contact hole; and

an opposite substrate including a black matrix and arranged to be opposite to the array substrate with sandwiching a liquid crystal,

wherein one electrode of the upper electrode and the lower electrode is a pixel electrode connected to the switching element, and the other electrode thereof is a common electrode having the predetermined common potential,

wherein the signal line is disposed at every two pixels adjacent in a scanning line direction,

wherein the contact hole connects the common electrode and the common signal line,

wherein the contact hole is shared by the adjacent two pixels and is formed at an intervening region of the two adjacent pixels in which the signal line is not provided,

wherein the common signal line is formed at a same layer as the signal line in the intervening region of the adjacent pixels in which the signal line is not provided, and

wherein the common signal line is formed in the signal line direction.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2021
From: MITSUBISHI ELECTRIC CORPORATION
To: TRIVALE TECHNOLOGIES
Reel/Frame 057651/0234 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2011
From: NAGANO, SHINGO
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 027163/0760 →
Priority Claims (1)
JP 2010-249887 · Nov 8, 2010 · national
Continuity (1)
Related Publication 20120112200A1 · May 10, 2012