IP Library › Granted Patent US 8,736,390
Granted Patent B2
US 8,736,390 · App. 13/316,473 · Granted May 27, 2014

Crystal oscillation device and semiconductor device

Inventors: Osamu Ozawa (Kanagawa, JP); Masashi Horiguchi (Kanagawa, JP); Yuichi Okuda (Kanagawa, JP); Akihito Anzai (Kanagawa, JP)
Assignee: Rensas Electronics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,736,390
App. No.
13/316,473
Granted
May 27, 2014
Kind
B2
Abstract

A wiring pattern for oscillation input signal and a wiring pattern for oscillation output signal are provided on a printed circuit board, and a wiring pattern for ground power source voltage is arranged in a region therebetween. A quartz crystal unit is connected between the wiring pattern for oscillation input signal and the wiring pattern for oscillation output signal and one ends of capacitors serving as load capacitors thereof are connected to the wiring pattern for ground power source voltage. Further, a wiring pattern for VSS is arranged so as to enclose these wiring patterns, and a wiring pattern for VSS is arranged also in a lower layer in addition thereto. By this means, reduction of a parasitic capacitance between an XIN node and an XOUT node, improvement in noise tolerance of these nodes and others can be achieved.

Claims (50)

1. A crystal oscillation device, comprising:

a semiconductor package mounted with a semiconductor chip and including first, second and third external terminals;

a quartz crystal unit; and

a printed circuit board on which the semiconductor package and the quartz crystal unit are mounted,

wherein an inverting logic circuit having the first external terminal as an input and the second external terminal as an output is formed on the semiconductor chip,

wherein the printed circuit board has formed thereon a first wiring pattern which is formed using a first wiring layer, extends from the first external terminal, and is bonded to one end of the quartz crystal unit,

wherein the printed circuit board has formed thereon a second wiring pattern which is formed using the first wiring layer, extends from the second external terminal approximately in parallel with the first wiring pattern, and is bonded to the other end of the quartz crystal unit,

wherein the printed circuit board has formed thereon a third wiring pattern which is formed using the first wiring layer, arranged in a region between the first wiring pattern and the second wiring pattern, and electrically connected to a ground power source voltage of the inverting logic circuit, and

wherein the third external terminal is arranged between the first external terminal and the second external terminal adjacent thereto, serves as a terminal for ground power source voltage of the inverting logic circuit, and is connected to the third wiring pattern.

2. The crystal oscillation device according to claim 1 ,

wherein first and second capacitors are further mounted on the printed circuit board,

the first capacitor has one end connected to the first wiring pattern and the other end connected to the third wiring pattern, and

the second capacitor has one end connected to the second wiring pattern and the other end connected to the third wiring pattern.

3. The crystal oscillation device according to claim 1 ,

wherein the semiconductor package is further provided with a fourth external terminal arranged adjacent to the first external terminal on a side facing the third external terminal and serving as a terminal for power source voltage of the inverting logic circuit.

4. The crystal oscillation device according to claim 1 ,

wherein the printed circuit board further has formed thereon a fourth wiring pattern arranged so as to enclose a formation region of the first, second and third wiring patterns and electrically connected to a ground power source voltage of the inverting logic circuit.

5. The crystal oscillation device according to claim 4 ,

wherein the printed circuit board further has formed thereon a fifth wiring pattern arranged in a planar shape by using an N-th wiring layer which is a layer different from the first wiring layer and is disposed with interposing single or plural dielectric layers therebetween, the fifth wiring pattern having a portion facing the first, second, third, and fourth wiring patterns with interposing the single or plural dielectric layers therebetween and being electrically connected to a ground power source voltage of the inverting logic circuit.

6. The crystal oscillation device according to claim 1 ,

wherein the printed circuit board further has formed thereon a sixth wiring pattern formed using the first wiring layer, arranged in a planar shape in a mounting portion of the semiconductor package, and electrically connected to a ground power source voltage of the inverting logic circuit.

7. The crystal oscillation device according to claim 6 ,

wherein the first external terminal and the second external terminal are arranged adjacent to each other, and

the third wiring pattern is connected to the sixth wiring pattern via a space between the first external terminal and the second external terminal.

8. The crystal oscillation device according to claim 6 ,

wherein the printed circuit board further has formed thereon a fourth wiring pattern arranged so as to enclose a formation region of the first, second and third wiring patterns and electrically connected to a ground power source voltage of the inverting logic circuit, and

a fifth wiring pattern arranged in a planar shape by using an N-th wiring layer which is a layer different from the first wiring layer and is disposed with interposing single or plural dielectric layers therebetween, the fifth wiring pattern having a portion facing the first, second, third, and fourth wiring patterns with interposing the single or plural dielectric layers therebetween and being electrically connected to a ground power source voltage of the inverting logic circuit, and

the fourth wiring pattern is arranged so as to configure a loop in the first wiring layer between the same and the sixth wiring pattern.

9. The crystal oscillation device according to claim 1 ,

wherein the quartz crystal unit is adapted to an oscillation frequency of less than 1 MHz.

10. A crystal oscillation device, comprising:

a semiconductor package mounted with a semiconductor chip and including first and second external terminals;

a quartz crystal unit; and

a printed circuit board on which the semiconductor package and the quartz crystal unit are mounted,

wherein an inverting logic circuit having the first external terminal as an input and the second external terminal as an output is formed on the semiconductor chip,

wherein the printed circuit board has formed thereon a first wiring pattern which is formed using a first wiring layer, extends from the first external terminal, and is bonded to one end of the quartz crystal unit,

wherein the printed circuit board has formed thereon a second wiring pattern which is formed using the first wiring layer, extends from the second external terminal approximately in parallel with the first wiring pattern, and is bonded to the other end of the quartz crystal unit,

wherein the printed circuit board has formed thereon a third wiring pattern which is formed using the first wiring layer and electrically connected to a ground power source voltage of the inverting logic circuit,

wherein the first wiring pattern comprises first, second, third and fourth rectangular portions,

wherein the second wiring pattern comprises fifth, sixth, seventh and eighth rectangular portions,

wherein the third wiring pattern comprises a ninth rectangular portion and a tenth rectangular portion having a width that is larger than a width of the ninth rectangular portion,

wherein the ninth rectangular portion is arranged in a region between the first rectangular portion and the fifth rectangular portion, and

wherein the tenth rectangular portion is surrounded by the second, third, fourth, sixth, seventh, and eighth rectangular portions.

11. The crystal oscillation device according to claim 10 ,

wherein first and second capacitors are mounted on the printed circuit board,

the first capacitor has one end connected to the third rectangular portion and the other end connected to the tenth rectangular portion, and

the second capacitor has one end connected to the seventh rectangular portion and the other end connected to the tenth rectangular portion.

12. A system provided with the crystal oscillation device according to claim 1 .

13. A system provided with the crystal oscillation device according to claim 9 .

14. A system provided with the crystal oscillation device according to claim 10 .

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2011
From: OZAWA, OSAMU; HORIGUCHI, MASASHI; OKUDA, YUICHI; ANZAI, AKIHITO
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 027364/0723 →
Priority Claims (3)
JP 2010-287421 · Dec 24, 2010 · national
JP 2011-31677 · Feb 17, 2011 · national
JP 2011-213865 · Sep 29, 2011 · national
Continuity (1)
Related Publication 20120161889A1 · Jun 28, 2012