IP Library › Granted Patent US 8,742,412
Granted Patent B2
US 8,742,412 · App. 12/809,096 · Granted Jun 3, 2014

Thin film transistor using an oxide semiconductor and display

Inventors: Amita Goyal (Tokyo, JP); Naho Itagaki (Fukuoka, JP); Tatsuya Iwasaki (Machida, JP)
Assignee: Canon Kabushiki Kaisha
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,742,412
App. No.
12/809,096
Granted
Jun 3, 2014
Kind
B2
Abstract

A thin film transistor includes a gate electrode, a gate insulation layer, a channel layer, a source electrode, and a drain electrode formed on a substrate, in which: the channel layer contains indium, germanium, and oxygen; and the channel layer has a compositional ratio expressed by In/(In+Ge) of 0.5 or more and 0.97 or less.

Claims (37)

1. A thin film transistor comprising:

a substrate;

a gate electrode;

a gate insulation layer;

a channel layer;

a source electrode; and

a drain electrode,

said gate electrode, gate insulation layer, channel layer, source electrode and drain electrode being formed on said substrate,

wherein said channel layer is amorphous, and the elements present in greatest amounts in said channel layer are indium, germanium, and oxygen;

wherein said channel layer has a compositional ratio expressed by In/(In+Ge) of 0.5-0.75, and

wherein said thin film transistor has an S value that is less than 0.55V/dec.

2. A thin film transistor according to claim 1 , wherein said channel layer has a compositional ratio expressed by In/(In+Ge) of 0.6-0.75.

3. A thin film transistor according to claim 1 , wherein said channel layer has a specific resistivity of 10 3 Ω·cm to 10 6 Ω·cm.

4. A thin film transistor according to claim 1 , wherein said gate insulation layer is made of a silicon oxide.

5. A display apparatus that comprises:

an organic light emitting diode; and

a thin film transistor that drives said organic light emitting diode,

said thin film transistor further comprising a substrate, a gate electrode, a gate insulation layer, a channel layer, a source electrode, and a drain electrode, wherein

said gate electrode, gate insulation layer, channel layer, source electrode and drain electrode are formed on said substrate,

said channel layer is amorphous, and the elements present in greatest amounts in said channel layer are indium, germanium, and oxygen;

said channel layer has a compositional ratio expressed by In/(In+Ge) of 0.5-0.75, and

said thin film transistor has an S value that is less than or equal to 0.55V/dec.

6. A display apparatus according to claim 5 , wherein said channel layer has a compositional ratio expressed by In/(In+Ge) of 0.6-0.75.

7. A field effect transistor, comprising:

a source and a drain; and

a channel formed from an oxide that contains Zn, In, and Ge,

wherein said channel is amorphous, and the elements present in said channel in greatest amounts are zinc, indium, germanium, and oxygen,

wherein said oxide has a composition inside of a range surrounded by a, n, t, and h in FIG. 57 ,

and said field effect transistor has an S value less than or equal to 0.7 V/dec.

8. A field effect transistor according to claim 7 , wherein said oxide is amorphous.

9. A field effect transistor according to claim 7 , wherein said field effect transistor is incorporated in a display that includes an organic light emitting diode.

10. A field effect transistor according to claim 7 , wherein said oxide has a composition inside of a range surrounded by h, i, n, and t in FIG. 57 .

11. A field effect transistor according to claim 7 , wherein said oxide has a composition inside of a range surrounded by s, u, x, y, v, and b in FIG. 57 ,

and said field effect transistor has an S value that is less than or equal to 0.5V/dec.

12. A field effect transistor according to claim 7 , wherein said oxide has a composition inside of a range surrounded by s, u, t, and n in FIG. 57 .

13. A field effect transistor according to claim 12 , having an off-current of 10 −13 A or less.

14. A field effect transistor according to claim 7 , further comprising a gate insulating film made of a silicon oxide.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2010
From: GOYAL, AMITA; ITAGAKI, NAHO; IWASAKI, TATSUYA
To: CANON KABUSHIKI KAISHA
Reel/Frame 024757/0081 →
Priority Claims (2)
JP 2008-021009 · Jan 31, 2008 · national
JP 2009-015692 · Jan 27, 2009 · national
Continuity (1)
Related Publication 20110175081A1 · Jul 21, 2011