IP Library Granted Patent US 8,742,528
Granted Patent B2
US 8,742,528 · App. 13/147,884 · Granted Jun 3, 2014

Photodiode and photodiode array

Inventors: Kazuhisa Yamamura (Hamamatsu, JP); Akira Sakamoto (Hamamatsu, JP); Terumasa Nagano (Hamamatsu, JP); Yoshitaka Ishikawa (Hamamatsu, JP); Satoshi Kawai (Hamamatsu, JP)
Assignee: Hamamatsu Photonics K.K.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,742,528
App. No.
13/147,884
Granted
Jun 3, 2014
Kind
B2
Abstract

A photodiode array PDA 1 is provided with a substrate S wherein a plurality of photodetecting channels CH have an n-type semiconductor layer 32 . The photodiode array PDA 1 is provided with a p − type semiconductor layer 33 formed on the n-type semiconductor layer 32 , resistors 24 provided for the respective photodetecting channels CH and each having one end portion connected to a signal conducting wire 23 , and an n-type separating portion 40 formed between the plurality of photodetecting channels CH. The p − type semiconductor layer 33 forms pn junctions at an interface to the n-type semiconductor layer 32 and has a plurality of multiplication regions AM for avalanche multiplication of carriers generated with incidence of detection target light, corresponding to the respective photodetecting channels. An irregular asperity 10 is formed in a surface of the n-type semiconductor layer 32 and the surface is optically exposed.

Claims (10)

1. A front-illuminated type photodiode array in which a plurality of photodetecting channels configured for detection target light to enter thereinto are formed on a silicon substrate having a semiconductor layer of a first conductivity type, the photodiode array comprising:

an epitaxial semiconductor layer of a second conductivity type formed on the semiconductor layer of the first conductivity type, forming pn junctions at an interface of the semiconductor layer, and having a plurality of multiplication regions for avalanche multiplication of carriers generated with incidence of said detection target light, so that the multiplication regions correspond to the respective photodetecting channels; and

a plurality of resistors each having two end portions, provided for the respective photodetecting channels, and each electrically connected through one of the end portions to the epitaxial semiconductor layer and connected through the other of the end portions to a signal conducting wire,

wherein an irregular asperity is formed in at least a surface corresponding to the photodetecting channels in the semiconductor layer of the first conductivity type,

wherein at least the surface corresponding to the photodetecting channels in the semiconductor layer of the first conductivity type is optically exposed, and

wherein a surface opposed to the surface with the irregular asperity formed therein constitutes a light incident surface, light incident from the light incident surface travels in the silicon substrate.

2. The front-illuminated type photodiode array according to claim 1 , wherein the irregular asperity is further formed in a surface corresponding to a region between the plurality of photodetecting channels in the semiconductor layer of the first conductivity type and the surface is optically exposed.

3. The front-illuminated type photodiode array according to claim 1 , wherein in the silicon substrate, a portion where the plurality of photodetecting channels are formed is thinned while leaving a surrounding region around said thinned portion.

4. The front-illuminated type photodiode array according to claim 1 , wherein a thickness of the semiconductor layer of the first conductivity type is larger than a height difference of the irregular asperity.

5. The front-illuminated type photodiode array according to claim 1 , wherein the light incident from the light incident surface and traveling in the silicon substrate is reflected, scattered, or diffused by the irregular asperity.

Assignments (2)
COURT ORDER Recorded May 27, 2021
From: HAMAMATSU PHOTONICS K.K.
To: SIONYX, LLC
Reel/Frame 056369/0631 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2011
From: YAMAMURA, KAZUHISA; SAKAMOTO, AKIRA; NAGANO, TERUMASA; ISHIKAWA, YOSHITAKA; KAWAI, SATOSHI
To: HAMAMATSU PHOTONICS K.K.
Reel/Frame 026702/0119 →
Priority Claims (2)
JP 2009-041078 · Feb 24, 2009 · national
JP 2009-136419 · Jun 5, 2009 · national
Continuity (1)
Related Publication 20110291218A1 · Dec 1, 2011