IP Library Granted Patent US 8,785,242
Granted Patent B2
US 8,785,242 · App. 13/230,905 · Granted Jul 22, 2014

Semiconductor device and method for manufacturing the same

Inventors: Shunpei Yamazaki (Setagaya, JP); Hidekazu Miyairi (Isehara, JP); Akiharu Miyanaga (Hadano, JP); Kengo Akimoto (Atsugi, JP); Kojiro Shiraishi (Isehara, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,785,242
App. No.
13/230,905
Granted
Jul 22, 2014
Kind
B2
Abstract

An embodiment is to include a staggered (top gate structure) thin film transistor in which an oxide semiconductor film containing In, Ga, and Zn is used as a semiconductor layer and a buffer layer is provided between the semiconductor layer and a source and drain electrode layers. The buffer layer having higher carrier concentration than the semiconductor layer is provided intentionally between the source and drain electrode layers and the semiconductor layer, whereby an ohmic contact is formed.

Claims (29)

1. A method for manufacturing a semiconductor device, comprising the steps of:

forming a source electrode layer and a drain electrode layer over a substrate;

forming a buffer layer having n-type conductivity over the source electrode layer and the drain electrode layer;

forming a semiconductor layer over the buffer layer;

forming a gate insulating layer over the semiconductor layer; and

forming a gate electrode layer over the gate insulating layer,

wherein the semiconductor layer and the buffer layer are formed using oxide semiconductor layers,

wherein a carrier concentration of the semiconductor layer is lower than 1×10 17 atoms/cm 3 , and a carrier concentration of the buffer layer is 1×10 18 atoms/cm 3 or higher, and

wherein each of the source electrode layer and the drain electrode layer is electrically connected to the semiconductor layer with the buffer layer interposed between the source electrode layer or the drain electrode layer and the semiconductor layer.

2. The method for manufacturing a semiconductor device, according to claim 1 , wherein the source electrode layer, the drain electrode layer, the buffer layer, the semiconductor layer, the gate insulating layer, and the gate electrode layer are formed by a sputtering method.

3. The method for manufacturing a semiconductor device, according to claim 1 , wherein the semiconductor layer and the gate insulating layer are formed in an oxygen atmosphere.

4. The method for manufacturing a semiconductor device, according to claim 1 , wherein the buffer layer is formed in a rare gas atmosphere.

5. The method for manufacturing a semiconductor device, according to claim 1 , wherein the buffer layer contains a metal selected from magnesium, aluminum, or titanium.

6. The method for manufacturing a semiconductor device, according to claim 1 , wherein the oxide semiconductor layers contain indium, gallium, and zinc.

7. A method for manufacturing a semiconductor device, comprising the steps of:

forming a source electrode layer and a drain electrode layer over a substrate;

forming a buffer layer having n-type conductivity over the source electrode layer and the drain electrode layer;

forming a semiconductor layer over the buffer layer;

forming a gate insulating layer over the semiconductor layer; and

forming a gate electrode layer over the gate insulating layer,

wherein the semiconductor layer and the buffer layer are formed using oxide semiconductor layers,

wherein a carrier concentration of the semiconductor layer is lower than 1×10 17 atoms/cm 3 , and a carrier concentration of the buffer layer is 1×10 18 atoms/cm 3 or higher,

wherein each of the source electrode layer and the drain electrode layer is electrically connected to the semiconductor layer with the buffer layer interposed between the source electrode layer or the drain electrode layer and the semiconductor layer; and

wherein the semiconductor layer, the gate insulating layer, and the gate electrode layer are successively formed without exposure to air.

8. The method for manufacturing a semiconductor device, according to claim 7 , wherein the source electrode layer, the drain electrode layer, the buffer layer, the semiconductor layer, the gate insulating layer, and the gate electrode layer are formed by a sputtering method.

9. The method for manufacturing a semiconductor device, according to claim 7 , wherein the semiconductor layer and the gate insulating layer are formed in an oxygen atmosphere.

10. The method for manufacturing a semiconductor device, according to claim 7 , wherein the buffer layer is formed in a rare gas atmosphere.

11. The method for manufacturing a semiconductor device, according to claim 7 , wherein the buffer layer contains a metal selected from magnesium, aluminum, or titanium.

12. The method for manufacturing a semiconductor device, according to claim 7 , wherein the oxide semiconductor layers contain indium, gallium, and zinc.

Priority Claims (1)
JP 2008-205753 · Aug 8, 2008 · national
Continuity (2)
Division 12535711 · Aug 5, 2009
Related Publication 20110318875A1 · Dec 29, 2011