IP Library Granted Patent US 8,785,927
Granted Patent B2
US 8,785,927 · App. 13/881,032 · Granted Jul 22, 2014

Laminate structure including oxide semiconductor thin film layer, and thin film transistor

Inventors: Kazuaki Ebata (Sodegaura, JP); Shigekazu Tomai (Sodegaura, JP); Yuki Tsuruma (Sodegaura, JP); Shigeo Matsuzaki (Sodegaura, JP); Koki Yano (Sodegaura, JP)
Assignee: Idemitsu Kosan Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,785,927
App. No.
13/881,032
Granted
Jul 22, 2014
Kind
B2
Abstract

A stacked layer structure including an oxide layer and an insulating layer, the oxide layer having a carrier concentration of 10 18 /cm 3 or less and an average crystal diameter of 1 μm or more; and the crystals of the oxide layer being arranged in a columnar shape on the surface of the insulating layer.

Claims (10)

1. A stacked layer structure comprising an oxide layer and an insulating layer,

the oxide layer having a carrier concentration of greater than 10 13 /cm 3 to 10 18 /cm 3 and an average crystal diameter of 1 μm to less than 27 μm; and

the crystals of the oxide layer being arranged in a columnar shape on the surface of the insulating layer.

2. The stacked layer structure according to claim 1 , wherein a material which the oxide layer comprises is selected from indium oxide, Ga-doped indium oxide, Al-doped indium oxide, Zn-doped indium oxide and Sn-doped indium oxide.

3. The stacked layer structure according to claim 2 , wherein the Ga-doped indium oxide has an atomic ratio Ga/(Ga+In) of 0.01 to 0.09.

4. The stacked layer structure according to claim 2 , wherein the Al-doped indium oxide has an atomic ratio Al/(Al+In) of 0.01 to 0.05.

5. A thin film transistor comprising:

the oxide layer and the insulating layer in the stacked layer structure according to claim 1 as a channel layer and a gate insulating film respectively; and

a protecting film which comprises SiNx being provided on the oxide layer.

6. A display apparatus comprising the thin film transistor according to claim 5 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 23, 2013
From: EBATA, KAZUAKI; TOMAI, SHIGEKAZU; TSURUMA, YUKI; MATSUZAKI, SHIGEO; YANO, KOKI
To: IDEMITSU KOSAN CO., LTD.
Reel/Frame 030266/0182 →
Priority Claims (4)
JP 2010-293799 · Dec 28, 2010 · national
JP 2011-083768 · Apr 5, 2011 · national
JP 2011-105718 · May 10, 2011 · national
JP 2011-251792 · Nov 17, 2011 · national
Continuity (1)
Related Publication 20130221351A1 · Aug 29, 2013