IP Library Granted Patent US 8,810,218
Granted Patent B2
US 8,810,218 · App. 13/612,754 · Granted Aug 19, 2014

Stabilized voltage regulator

Inventors: Yingyi Liu (Hefei, CN); Kun Lan (Hefei, CN); Chih-Chien Huang (Hsinchu, TW); Yu-Kai Chou (Hsinchu, TW)
Assignee: Mediatek Singapore Pte. Ltd.
G05F1/575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,810,218
App. No.
13/612,754
Granted
Aug 19, 2014
Kind
B2
Abstract

A voltage regulator includes a pass transistor, an operational amplifier and a voltage divider circuit. The pass transistor receives a supply voltage to generate a regulated output voltage according to a control signal. The operational amplifier generates the control signal according to a feedback voltage. The voltage divider circuit generates the feedback voltage at a feedback node according to the regulated output voltage, and includes a string of resistors and a stabilization element. The string of resistors is coupled to the pass transistor and includes multiple resistors. The stabilization element is coupled to the resistors and receives the regulated output voltage.

Claims (43)

1. A voltage regulator, comprising:

a pass transistor, receiving a supply voltage to generate a regulated output voltage according to a control signal;

an operational amplifier, generating the control signal according to a feedback voltage;

wherein the operational amplifier comprises:

a first input node, receiving a reference voltage;

a second input node, receiving the feedback voltage; and

an output node, outputting the control signal,

wherein the operational amplifier is coupled to the stabilization element at the feedback node, and a high frequency pole is generated at the second input node by the stabilization element and a plurality of parasitic capacitance; and

a voltage divider circuit, generating the feedback voltage at a feedback node according to the regulated output voltage, wherein the voltage divider circuit comprises:

a string of resistors, coupled to the pass transistor and comprising a plurality of resistors, wherein the plurality of resistors and the plurality of parasitic capacitance generate a pole in a low frequency region at the feedback node; and

a stabilization element, coupled to the string of resistors and receiving the regulated output voltage to stabilize the regulated output voltage affected by the pole.

2. The voltage regulator as claimed in claim 1 , wherein the stabilization element generates a high frequency pole at the feedback node.

3. The voltage regulator as claimed in claim 1 , wherein the plurality of resistors comprises a first resistor and a second resistor, the first resistor is coupled between the pass transistor and the stabilization element, the stabilization element is coupled between the first resistor and the feedback node, and the second resistor is coupled between the feedback node and a ground node.

4. The voltage regulator as claimed in claim 1 , wherein the stabilization element comprises a transistor operating in a linear region.

5. The voltage regulator as claimed in claim 1 , wherein the stabilization element comprises an NMOS transistor.

6. The voltage regulator as claimed in claim 1 , wherein the operational amplifier generates the control signal according to a difference between the reference voltage and the feedback voltage.

7. A voltage regulator, comprising:

a first transistor, receiving a supply voltage to generate a regulated output voltage at an output node according to a control signal;

an operational amplifier, generating the control signal according to a difference between a reference voltage and a feedback voltage;

wherein the operational amplifier comprises:

a first input node, receiving the reference voltage;

a second input node, receiving the feedback voltage; and

an output node, outputting the control signal,

wherein the operational amplifier is coupled to the second transistor at the second input node, and a high frequency pole is generated at the second input node by a plurality of parasitic capacitance of the second transistor; and

a voltage divider circuit, generating the feedback voltage at a feedback node according to the regulated output voltage, wherein the voltage divider circuit comprises:

a string of resistors, coupled to the first transistor and comprising a plurality of resistors, wherein the plurality of resistors and the plurality of parasitic capacitance generate a pole in a low frequency region at the feedback node; and

a second transistor, coupled to the string of resistors and comprising a gate coupled to the output node to stabilize the regulated output voltage affected by the pole.

8. The voltage regulator as claimed in claim 7 , wherein the plurality of resistors comprise a first resistor and a second resistor, the first resistor is coupled between the first transistor and the second transistor, the second transistor is coupled between the first resistor and the feedback node, and the second resistor is coupled between the feedback node and a ground node.

9. The voltage regulator as claimed in claim 7 , wherein the second transistor operates in a linear region.

10. The voltage regulator as claimed in claim 7 , wherein the second transistor is an NMOS transistor.

11. A voltage regulator, comprising:

a pass transistor, receiving a supply voltage to generate a regulated output voltage according to a control signal, wherein the control signal is generated according to a feedback voltage;

a voltage divider circuit, generating the feedback voltage at a feedback node according to the regulated output voltage, wherein the voltage divider circuit comprises:

a string of resistors, coupled to the pass transistor and comprising a plurality of resistors, wherein the plurality of resistors and a plurality of parasitic capacitance generate a pole in a low frequency region at the feedback node;

a stabilization element, coupled to the string of resistors and pushing the pole to a high frequency region; and

an operational amplifier, receiving the feedback voltage and a reference voltage, and generating the control signal according to a difference between the reference voltage and the feedback voltage, wherein the operational amplifier comprises:

a first input node, receiving the reference voltage;

a second input node, receiving the feedback voltage; and

an output node, outputting the control signal,

wherein the operational amplifier is coupled to the stabilization element at the second input node.

12. The voltage regulator as claimed in claim 11 , wherein the plurality of resistors comprise a first resistor and a second resistor, the first resistor is coupled between the pass transistor and the stabilization element, the stabilization element is coupled between the first resistor and the feedback node, and the second resistor is coupled between the feedback node and a ground node.

13. The voltage regulator as claimed in claim 11 , wherein the stabilization element comprises a transistor operating in a linear region.

14. The voltage regulator as claimed in claim 11 , wherein the stabilization element comprises an NMOS transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2012
From: LIU, YINGYI; LAN, KUN; HUANG, CHIH-CHIEN; CHOU, YU-KAI
To: MEDIATEK SINGAPORE PTE. LTD.
Reel/Frame 029112/0308 →
Priority Claims (1)
CN 2011 1 0297992 · Sep 27, 2011 · national
Continuity (1)
Related Publication 20130076325A1 · Mar 28, 2013