IP Library › Granted Patent US 8,817,540
Granted Patent B2
US 8,817,540 · App. 13/611,596 · Granted Aug 26, 2014

Nonvolatile memory device and program method thereof

Inventors: Seung-Jun Lee (Hwaseong-si, KR); Yongjoon Choi (Suwon-si, KR); Jeongseok Nam (Hwaseong-si, KR)
Assignee: Samsung Electronics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,817,540
App. No.
13/611,596
Granted
Aug 26, 2014
Kind
B2
Abstract

Methods of operating nonvolatile memory devices are described. A bit line program voltage is applied to at least one selected bit line and a bit line program-inhibition voltage is applied to at least one unselected bit line. The methods further include concurrently applying a word line program voltage to a selected word line, a first pass voltage to at least one unselected word line and a second pass voltage less than the first pass voltage to at least one unselected word line immediately adjacent the selected word line on a string selection line side of the selected word line.

Claims (19)

1. A method of operating a nonvolatile memory device having a plurality of strings of memory cells, respective bit lines coupled to respective ones of the strings, and a plurality of word lines coupled to the strings, the method comprising:

applying a bit line program voltage to at least one selected bit line and a bit line program-inhibition voltage to at least one unselected bit line; and

concurrently applying a word line program voltage to a selected word line, a first pass voltage to at least one unselected word line, a second pass voltage less than the first pass voltage to at least one unselected word line immediately adjacent the selected word line on a string selection line side of the selected word line, and a third pass voltage greater than the first pass voltage to at least one unselected word line immediately adjacent the selected word line on a ground selection line side of the selected word line.

2. The method of claim 1 , wherein a junction field formed toward a bit line side from a string channel is reduced by the second and third pass voltages.

3. The method of claim 1 , wherein the third pass voltage reduces local boosting of a channel of a memory cell connected to the selected word line.

4. The method of claim 1 , wherein applying a third pass voltage greater than the first pass voltage to at least one unselected word line immediately adjacent the selected word line on a ground selection line side of the selected word line comprises applying the third voltage to at least two unselected word lines immediately adjacent the selected word line.

5. The method of claim 4 , further comprising performing a local self-boosting to at least one unselected word line.

6. The method of claim 1 , further comprising applying a dummy word line voltage less than or equal to the second pass voltage to a dummy word line on the string selection line side of the selected word line.

7. A method of operating a nonvolatile memory device which includes a plurality of strings of memory cells, respective bits lines coupled to respective ones of the strings, and a plurality of word lines coupled to the strings, the method comprising:

applying a bit line program voltage to at least one selected bit line and a bit line program-inhibition voltage to at least one unselected bit line; and

concurrently applying a word line program voltage to a selected word line, a first pass voltage to at least one unselected word line, a second pass voltage greater than the first pass voltage to at least one unselected word line immediately adjacent the selected word line on a ground selection line side of the selected word line, and a third pass voltage less than the first pass voltage to at least one unselected word line immediately adjacent the selected word line on a string selection line side of the selected word line.

8. The method of claim 7 , wherein a junction field formed toward a bit line side from a string channel is reduced by the second and third pass voltages.

9. The method of claim 7 , wherein the third pass voltage reduces local boosting of a channel of a memory cell connected to the selected word line.

10. The method of claim 7 , further comprising applying a dummy word line voltage less than or equal to the second pass voltage to a dummy word line on the string selection side of the selected word line.

11. A method of operating a nonvolatile memory device having a plurality of strings of memory cells, respective bits lines coupled to respective ones of the strings, and a plurality of word lines coupled to the strings, the method comprising:

applying a bit line program voltage to at least one selected bit line and a bit line program-inhibition voltage to at least one unselected bit line; and

concurrently applying a word line program voltage to a selected word line, a first pass voltage to a first unselected word line and respective second and third pass voltages different from the first pass voltage to respective unselected second and third word lines immediately adjacent the selected word line on respective ones of a string selection line side of the selected word line and a ground selection line side of the selected word line, wherein the second pass voltage is less than the first pass voltage and wherein the third pass voltage is greater than the first pass voltage.

12. The method of claim 11 , wherein concurrently applying a word line program voltage to a selected word line, a first pass voltage to a first unselected word line and respective second and third pass voltages different from the first pass voltage to respective unselected second and third word lines immediately adjacent the selected word line on respective ones of a string selection line side of the selected word line and a ground selection line side of the selected word line comprises concurrently applying the word line program voltage to the selected word line, the first pass voltage to the first unselected word line, the second pass voltage to the second unselected word lines, the third pass voltage to the third unselected word line, and a dummy word line voltage less than or equal to the second pass voltage to a dummy word line disposed on the string selection side of the selected word line.

13. The method of claim 11 , wherein concurrently applying a word line program voltage to a selected word line, a first pass voltage to a first unselected word line and respective second and third pass voltages different from the first pass voltage to respective unselected second and third word lines immediately adjacent the selected word line on respective ones of a string selection line side of the selected word line and a ground selection line side of the selected word line comprises concurrently applying the word line program voltage to the selected word line, the first pass voltage to the first unselected word line, the second pass voltage to the second unselected word lines, the third pass voltage to the third unselected word line, and a local boosting word line voltage to an unselected word line on the ground selection line side of the selected word line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 12, 2012
From: LEE, SEUNG-JUN; CHOI, YONGJOON; NAM, JEONGSEOK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 028945/0318 →
Priority Claims (1)
KR 10-2011-0142289 · Dec 26, 2011 · national
Continuity (1)
Related Publication 20130163326A1 · Jun 27, 2013