IP Library › Granted Patent US 8,828,829
Granted Patent B2
US 8,828,829 · App. 13/844,921 · Granted Sep 9, 2014

Semiconductor device with air gaps and method for fabricating the same

Inventors: Yong-Soo Joung (Gyeonggi-do, KR); Hyung-Kyun Kim (Gyeonggi-do, KR); Jae-Soo Kim (Gyeonggi-do, KR); Dong-Gun Hwang (Gyeonggi-do, KR); Kyoung Yoo (Gyeonggi-do, KR)
Assignee: SK Hynix Inc.
H01L21/7682H01L23/53295H01L27/10855H01L21/76897H01L21/76834
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,828,829
App. No.
13/844,921
Granted
Sep 9, 2014
Kind
B2
Abstract

A method for fabricating a semiconductor device includes forming a plurality of bit line structures over a substrate, forming contact holes between the bit line structures, forming sacrificial spacers on sidewalls of the contact holes, forming first plugs recessed inside the contact holes, forming air gaps by removing the sacrificial spacers, forming conductive capping layers capping the first plugs and the air gaps, and forming second plugs over the conductive capping layers.

Claims (22)

1. A method for fabricating a semiconductor device, comprising:

forming a plurality of bit line structures over a substrate;

forming contact holes between the bit line structures;

forming sacrificial spacers on sidewalls of the contact holes;

forming first plugs recessed inside the contact holes;

forming air gaps by removing the sacrificial spacers;

forming conductive capping layers on the first plugs and the air gaps to cover the first plugs and the air gaps; and

forming second plugs over the conductive capping layers,

wherein the conductive capping layers are formed directly from surfaces of the first plugs through an epitaxial growth process.

2. The method of claim 1 , wherein the conductive capping layers are formed by performing an epitaxial growth process on silicon.

3. The method of claim 1 , wherein the first plugs include polysilicon layers, and the conductive capping layers are formed from surfaces of the first plugs by performing a selective epitaxial growth process on silicon.

4. The method of claim 1 , wherein the forming of sacrificial spacers includes:

forming a sacrificial layer over the substrate including the contact holes; and

forming the sacrificial spacers by etching the sacrificial layer.

5. The method of claim 4 , wherein the sacrificial layer includes titanium nitride.

6. A method for fabricating a semiconductor device, comprising:

forming a plurality of bit line structures over a substrate;

forming first plugs between the bit line structures;

forming air gaps between the bit line structures and the first plugs;

forming conductive capping layers on the first plugs and the air gaps, wherein the conductive capping layers cover the first plugs and the air gaps; and

forming second plugs over the conductive capping layers,

wherein the first plugs include polysilicon layers, and the conductive capping layers are formed directly from surfaces of the first plugs by performing a selective epitaxial growth process on silicon.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2013
From: JOUNG, YONG-SOO; KIM, HYUNG-KYUN; KIM, JAE-SOO; HWANG, DONG-GUN; YOO, KYOUNG
To: SK HYNIX INC.
Reel/Frame 030024/0134 →
Priority Claims (1)
KR 10-2012-0153820 · Dec 26, 2012 · national
Continuity (1)
Related Publication 20140179102A1 · Jun 26, 2014