Reconfigurable elements
The present invention provides for a multiprocessor device on either a chip or a stack of chips. The multiprocessor device includes a plurality of processing entities and a memory system. The multiprocessor device further includes at least one interface unit to at least one of an external memory and one or more peripherals. The multiprocessor device includes a bus system interconnecting the processing entities, the memory system and the at least one interface unit. Wherein, the memory system includes a plurality of cache segments, and the plurality of segments are located on a plurality of memory cores, each having a connection to the bus system.
1. A multiprocessor device on one of a chip and a stack of chips, the multiprocessor device comprising:
a plurality of processing entities;
a memory system;
at least one interface unit to at least one of an external memory and one or more peripherals; and
a bus system interconnecting the processing entities, the memory system and the at least one interface unit;
wherein:
the memory system comprises a plurality of cache segments,
the plurality of segments are located on a plurality of memory cores each having a connection to the bus system.
2. The multiprocessor device of claim 1 , wherein the memory system is implemented such that a combination of n segments is supported for forming a combined memory system having a size of n segments.
3. The multiprocessor device of claim 1 , wherein at least one of the processing entities and the memory cores are arranged in a two dimensional grid.
4. The multiprocessor device of claim 1 , wherein pairs are implemented, each pair comprising at least one of the processing entities and at least one of the memory cores.
5. The multiprocessor device of claim 1 , wherein each processing entity is grouped with a respective memory core.
6. The multiprocessor device of claim 1 , wherein each processing entity has an assigned memory core.
7. The multiprocessor device of claim 1 , wherein the processing entity is situated adjacent to the memory core.
8. The multiprocessor device of claim 1 further comprising the bus system forming at least one ring.
9. A multiprocessor device on one of a chip and a stack of chips, the device comprising:
a plurality of processing entities;
a memory system;
at least one interface unit to at least one of an external memory and one or more peripherals; and
a bus system interconnecting at least the processing entities and the at least one interface unit;
wherein
the bus system transmits
an address of a target of a data transfer; and
the address of an initiator of the data transfer.
10. The multiprocessor device of claim 9 , wherein
the memory system comprises a plurality of cache segments,
the plurality of cache segments are located on a plurality of memory cores each having a connection to the bus system.
11. The multiprocessor device of claim 10 , wherein the memory system is implemented such that a combination of n segments is supported for forming a combined memory system having a size of n segments.
12. The multiprocessor device of claim 9 , wherein at least the processing entities and memory cores are arranged in a two dimensional grid.
13. The multiprocessor device of claim 9 , wherein pairs are implemented, each pair comprising at least one of the processing entities and at least one of the memory cores.
14. The multiprocessor device of claim 13 , wherein the processing entity is situated adjacent to the memory core.
15. The multiprocessor device of claim 9 , wherein each processing entity is grouped with a respective memory core.
16. The multiprocessor device of claim 15 , wherein the processing entity is situated adjacent to the memory core.
17. The multiprocessor device of claim 9 , wherein each processing entity has an assigned memory core.
18. The multiprocessor device of claim 17 , wherein the processing entity is situated adjacent to the memory core.
19. The multiprocessor device of claim 9 further comprising the bus system forming at least one ring.
20. The multiprocessor device of claim 9 , wherein a connection via the bus system to the target of the data transfer is determined by at least one lookup table.
21. A multiprocessor device on one of a chip and a stack of chips, the device comprising:
a field of
a plurality of processing entities and
a plurality of cache cores;
at least one interface unit to at least one of an external memory and at least one peripheral;
a bus system interconnecting the processing entities, the cache cores and the at least one interface unit;
wherein
the cores within the field are arranged in rows and columns such that pairs of processing entities and cache cores are implemented by arranging at least one processing entity and at least one cache core into a pair;
the bus system forming at least one ring shaped structure for transmitting data between at least one sender and at least one receiver within the ring shaped structure.
22. The multiprocessor device of claim 21 comprising at least three columns of pairs.
23. The multiprocessor device of claim 21 comprising at least three rows of pairs.
24. The multiprocessor device of claim 21 , wherein the cache cores are implemented such that a combination of n cache cores is supported for forming a combined cache system having the size of n cache cores.