IP Library › Granted Patent US 8,921,982
Granted Patent B2
US 8,921,982 · App. 14/068,666 · Granted Dec 30, 2014

Semiconductor device

Inventor: Kazuo Tomita (Tokyo, JP)
Assignee: Renesas Electronics Corporation
H01L23/562H01L2924/0002H01L23/522H01L23/585
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,921,982
App. No.
14/068,666
Granted
Dec 30, 2014
Kind
B2
Abstract

The present invention provides a technique for improving the reliability of a semiconductor device where spreading of cracking that occurs at the time of dicing to a seal ring can be restricted even in a semiconductor device with a low-k film used as an interlayer insulating film. Dummy vias are formed in each layer on a dicing region side. The dummy vias are formed at the same intervals in a matrix as viewed in a top view. Even in the case where cracking occurs at the time of dicing, the cracking can be prevented from spreading to a seal ring by the dummy vias. As a result, resistance to moisture absorbed in a circuit formation region can be improved, and deterioration in reliability can be prevented.

Claims (12)

1. A semiconductor device comprising:

a plurality of interlayer insulating films;

a seal ring formed within said interlayer insulating films in the vicinity of an edge of a semiconductor chip so as to surround a circuit formation region of said semiconductor chip; and

a plurality of conductive members formed within said interlayer insulating film between a dicing cut surface of said semiconductor chip and said seal ring, wherein

said conductive members are arranged along a plurality of columns in the plan view in such a manner that said conductive members form a zigzag arrangement where said conductive members that are arranged in adjacent columns are arranged alternately,

said conductive members include a plurality of dummy vias,

said interlayer insulting films include a first interlayer insulating film and a second interlayer insulating film formed on said first interlayer insulating film,

said conductive members include:

a first dummy metal formed within said first interlayer insulating film; and

a second dummy metal formed within said second interlayer insulating film, and

said dummy vias are formed within said second interlayer insulating film and connect said first dummy metal and said second dummy metal.

2. The semiconductor device according to claim 1 , wherein each of the plurality of interlayer insulating films has a specific dielectric constant of 3 or less.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (1)
JP 2004-182366 · Jun 21, 2004 · national
Continuity (4)
Continuation 13532459 · Jun 25, 2012
Continuation 12107599 · Apr 22, 2008
Continuation 11154745 · Jun 17, 2005
Related Publication 20140054749A1 · Feb 27, 2014