IP Library Granted Patent US 8,952,494
Granted Patent B2
US 8,952,494 · App. 13/347,717 · Granted Feb 10, 2015

Group III nitride semiconductor substrate having a sulfide in a surface layer

Inventor: Keiji Ishibashi (Itami, JP)
Assignee: Sumitomo Electric Industries, Ltd.
H01L21/02433C30B23/025C30B25/186C30B29/403H01L21/02389H01L21/02439H01L21/02458H01L21/02505H01L21/0254H01L21/02658H01L29/2003H01L33/12H01L33/32
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,952,494
App. No.
13/347,717
Granted
Feb 10, 2015
Kind
B2
Abstract

In a semiconductor device 100 , it is possible to prevent C from piling up at a boundary face between an epitaxial layer 22 and a group III nitride semiconductor substrate 10 by the presence of 30×10 10 pieces/cm 2 to 2000×10 10 pieces/cm 2 of sulfide in terms of S and 2 at % to 20 at % of oxide in terms of O in a surface layer 12 . By thus preventing C from piling up, a high-resistivity layer is prevented from being formed on the boundary face between the epitaxial layer 22 and the group III nitride semiconductor substrate 10 . Accordingly, it is possible to reduce electrical resistance at the boundary face between the epitaxial layer 22 and the group III nitride semiconductor substrate 10 , and improve the crystal quality of the epitaxial layer 22 . Consequently, it is possible to improve the emission intensity and yield of the semiconductor device 100.

Claims (19)

1. A group III nitride semiconductor substrate used in a semiconductor device, comprising a surface layer on a surface of the group III nitride semiconductor substrate, wherein

the surface layer contains 30×10 10 pieces/cm 2 to 2000×10 10 pieces/cm 2 of sulfur and 2 atomic percentage to 20 atomic percentage of oxygen.

2. The group III nitride semiconductor substrate according to claim 1 , wherein the surface layer contains 40×10 10 pieces/cm 2 to 1500×10 10 pieces/cm 2 of sulfur.

3. The group III nitride semiconductor substrate according to claim 1 , wherein the surface layer contains 3 atomic percentage to 1.6 atomic percentage of oxygen.

4. The group III nitride semiconductor substrate according to claim 1 , wherein the surface layer contains 120×10 10 pieces/cm 2 to 15000×10 10 pieces/cm 2 of chlorine.

5. The group III nitride semiconductor substrate according to claim 1 , wherein the surface layer contains 100×10 10 pieces/cm 2 to 12000×10 10 pieces/cm 2 of silicon.

6. The group III nitride semiconductor substrate according to claim 1 , wherein a content of carbon compound in the surface layer is 22 atomic percentage or less of carbon.

7. The group III nitride semiconductor substrate according to claim 1 , wherein a content of copper compound in the surface layer is 150×10 10 pieces/cm 2 or lower of copper.

8. The group III nitride semiconductor substrate according to claim 1 , wherein a surface roughness of the surface layer is 5 nm or less on an RMS basis.

9. The group III nitride semiconductor substrate according to claim 1 , wherein a dislocation density of the surface layer is 1×10 6 pieces/cm 2 or lower.

10. The group III nitride semiconductor substrate according to claim 1 , wherein an inclination angle of a normal axis of the surface with respect to a c-axis is 10° to 81°.

11. The group III nitride semiconductor substrate according to claim 1 , wherein a plane orientation of the surface is one of a {20-21} plane, a {10-11} plane, a {20-2-1} plane, a {10-1-1} plane, a {11-22} plane, a {22-43} plane, a {11-21} plane, a {11-2-2} plane, a {22-4-3} plane and a {11-2-1} plane.

12. An epitaxial substrate, comprising the group III nitride semiconductor substrate according to claim 1 and an epitaxial layer formed on the surface layer of the group III nitride semiconductor substrate, wherein the epitaxial layer contains a group III nitride semiconductor.

13. The epitaxial substrate according to claim 12 , wherein

the epitaxial layer comprises an active layer having a quantum well structure, and

the active layer is provided so as to emit light of 430 nm to 550 nm in wavelength.

14. A semiconductor device comprising the epitaxial substrate according to claim 12 .

15. A semiconductor device comprising the epitaxial substrate according to claim 13 .

16. The group III nitride semiconductor substrate according to claim 1 , wherein the surface layer contains 50000×10 10 pieces/cm 2 or more of silicon.

Assignments (2)
NUNC PRO TUNC ASSIGNMENT Recorded Dec 7, 2023
From: SUMITOMO ELECTRIC INDUSTRIES, LTD.
To: MITSUBISHI CHEMICAL CORPORATION
Reel/Frame 065817/0967 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2012
From: ISHIBASHI, KEIJI
To: SUMITOMO ELECTRIC INDUSTRIES, LTD.
Reel/Frame 027513/0055 →
Priority Claims (1)
JP 2009-228598 · Sep 30, 2009 · national
Continuity (2)
Continuation PCTJP2010061910 · Jul 14, 2010
Related Publication 20120104558A1 · May 3, 2012