IP Library › Granted Patent US 8,957,652
Granted Patent B2
US 8,957,652 · App. 13/330,031 · Granted Feb 17, 2015

Output circuit

Inventor: Takashi Yamauchi (Kanagawa, JP)
Assignee: Renesas Electronics Corporation
H03K17/0822H03K2217/0027
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,957,652
App. No.
13/330,031
Granted
Feb 17, 2015
Kind
B2
Abstract

There is provided an output circuit for supplying an output current to a load coupled to an output terminal in response to an input signal. The output circuit includes an output transistor for supplying the output current to the output terminal, an output-drive circuit for driving the output transistor, a constant-current limiting circuit for generating a current control signal for limiting the output current to a predetermined current value, and a control circuit for implementing a control such that the output current is controlled on the basis of the current control signal if a voltage at the output terminal is at a predetermined voltage, or less after the input signal is supplied while the output transistor is driven by the output-drive circuit if the voltage at the output terminal is in excess of the predetermined voltage.

Claims (37)

1. An output circuit for supplying an output current to a load coupled to an output terminal in response to an input signal, said output circuit comprising:

an output transistor supplying the output current to the output terminal;

an output-drive circuit driving the output transistor;

a current limiting circuit generating a current control signal for limiting the output current to a predetermined current value; and

a control circuit implementing a control such that the output current is controlled on a basis of the current control signal if a voltage at the output terminal is at a predetermined voltage value or less after the input signal is supplied while the output transistor is driven by the output-drive circuit if the voltage at the output terminal is in excess of the predetermined voltage value,

wherein the control circuit includes a switch circuit coupled between a control terminal of the output transistor, and the current limiting circuit, and

wherein the switch circuit is turned ON in response to the input signal while the switch circuit is turned OFF in response to a result of comparison of the voltage at the output terminal with a first reference voltage,

wherein the switch circuit is controlled in response to a first control signal,

wherein the control circuit further comprises a first output-voltage comparison circuit, and a drive-control circuit,

wherein the first output-voltage comparison circuit compares the voltage at the output terminal with the first reference voltage, outputting a comparison result as a second control signal, and

wherein the drive-control circuit outputs the first control signal in response to the input signal and the second control signal.

2. The output circuit according to claim 1 , wherein the predetermined current value is smaller than the output current of the output transistor driven by the output-drive circuit.

3. The output circuit according to claim 1 ,

wherein the control circuit further includes an output monitor circuit, and a second output-voltage comparison circuit,

wherein the output monitor circuit generates a second reference voltage differing from the first reference voltage,

wherein the second output-voltage comparison circuit compares the voltage at the output terminal with the second reference voltage, outputting a comparison result as a third control signal, and

wherein the drive-control circuit outputs the first control signal in response to the input signal together with the second and third control signals.

4. The output circuit according to claim 3 ,

wherein the output monitor circuit includes a fourth transistor and a second constant current source,

wherein the second transistor is coupled between the first power supply terminal and a third node,

wherein a control terminal of the fourth transistor is coupled to the second node,

wherein the second constant current source is coupled between the third node, and the second power supply terminal, and

wherein a potential of the third node, serving as the second reference voltage.

5. The output circuit according to claim 1 ,

wherein the current limiting circuit comprises a first transistor, and a constant current source coupled to the first transistor, and

wherein a current mirror is made up by the first transistor, and the output transistor when the switch circuit is in an ON state.

6. The output circuit according to claim 1 ,

wherein the current limiting circuit includes a first transistor, and a first constant current source,

wherein the first transistor is coupled between a first power supply terminal, and a first node,

wherein a control terminal of the first transistor is coupled to the first node, and

wherein the first constant current source is coupled between the first node and a second power supply terminal, a potential of the first node serving as the current control signal.

7. The output circuit according to claim 6 , wherein the output current of the first transistor is smaller in value than the output current of the output transistor when the switch circuit is in an ON state.

8. The output circuit according to claim 1 ,

wherein the output-drive circuit comprises second and third transistors,

wherein the second transistor is coupled between a first power supply terminal and a second node, ON/OFF of the second transistor being controlled in response to the input signal,

wherein the third transistor is coupled between a second power supply terminal, and the second node, ON/OFF of the third transistor being controlled in response to the second control signal, and

wherein the second node is coupled to a control terminal of the output transistor.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 27, 2011
From: YAMAUCHI, TAKASHI
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 027445/0865 →
Priority Claims (1)
JP 2010-286091 · Dec 22, 2010 · national
Continuity (1)
Related Publication 20120161737A1 · Jun 28, 2012