IP Library › Granted Patent US 9,006,823
Granted Patent B2
US 9,006,823 · App. 14/166,031 · Granted Apr 14, 2015

Semiconductor device and method of manufacturing semiconductor device

Inventor: Shinya Yamazaki (Okazaki, JP)
Assignee: Toyota Jidosha Kabushiki Kaisha
H01L29/7827H01L21/22
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,006,823
App. No.
14/166,031
Granted
Apr 14, 2015
Kind
B2
Abstract

A semiconductor device includes: a semiconductor substrate formed with an element region; a first conductive type first region formed in the element region and located on a surface side of the semiconductor substrate; a second conductive type second region located in a deeper position than the first region in the element region and contacting the first region; a first conductive type third region located in a deeper position than the second region in the element region, contacting the second region, and separated from the first region by the second region; and a gate disposed in a trench extending from the surface to reach the third region, and contacting a range of the second region via the insulation film. A thickness of the second region in a depth direction is gradually increased from the peripheral part of the element region to the central part thereof

Claims (13)

1. A semiconductor device comprising:

a semiconductor substrate formed with an element region;

a first conductive type first region that is formed in the element region and located on a surface side of the semiconductor substrate;

a second conductive type second region that is located in a deeper position than the first region in the element region and contacts the first region;

a first conductive type third region that is located in a deeper position than the second region in the element region, contacts the second region, and is separated from the first region by the second region; and

a gate that is disposed in a trench extending from the surface of the semiconductor substrate to reach the third region and contacts a range of the second region that separates the first region from the third region via an insulation film, wherein

a thickness of the second region in a depth direction is gradually increased from a peripheral part of the element region to a central part of the element region.

2. A method of manufacturing the semiconductor device according to claim 1 , comprising:

forming a resist mask having plural openings that are disposed at intervals from each other in a surface of the semiconductor substrate; and

introducing a second conductive impurity into a depth for forming a range of the semiconductor substrate's second region that is exposed from the plural openings after formation of the resist mask, wherein

an area of each of the openings of the resist mask is gradually increased from the peripheral part of the element region to the central part.

3. The method of manufacturing the semiconductor device according to claim 2 further comprising:

introducing a first conductive impurity to a depth for forming a range of the semiconductor substrate's first region that is exposed from the plural openings after the formation of the resist mask.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2014
From: YAMAZAKI, SHINYA
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 032219/0452 →
Priority Claims (1)
JP 2013-016943 · Jan 31, 2013 · national
Continuity (1)
Related Publication 20140210001A1 · Jul 31, 2014