IP Library Granted Patent US 9,012,281
Granted Patent B2
US 9,012,281 · App. 13/829,703 · Granted Apr 21, 2015

Semiconductor device fabrication methods

Inventors: Sung-Dae Suk (Seoul, KR); Hee-Soo Kang (Seoul, KR); Sung-Il Park (Suwon-si, KR); Sang-Hoon Lee (Seongnam-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H01L27/0922H01L21/823871
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,012,281
App. No.
13/829,703
Granted
Apr 21, 2015
Kind
B2
Abstract

A semiconductor device includes a substrate having a first region and a second region, first and second gate electrodes disposed on the first and second regions, respectively, and first and second source/drain regions disposed on at least one side of the first and second gate electrodes, respectively. The device further includes first and second silicide regions in the first and second source/drain regions, respectively. A contact area between the first silicide region and the first source/drain region is differs in size from a contact area between the second silicide region and the second source/drain region. Methods of fabricating such devices are also provided.

Claims (13)

1. A method of fabricating a semiconductor device, the method comprising:

providing a substrate including a first region having a first gate electrode and a first source/drain region disposed adjacent the first gate electrode, and a second region having a second gate electrode and a second source/drain region disposed adjacent the second gate electrode;

forming an etch stop layer on the first and second source/drain regions of the first and second regions;

forming an interlayer insulating film on the etch stop layer;

etching the interlayer insulating film to expose portions of the etch stop layer in the first and second regions;

forming a resist layer on the second region;

etching the etch stop layer and an underlying portion of the first source/drain region in the first region using the resist layer as a mask to form a first contact hole having a first depth in the first source/drain region;

concurrently forming a first silicide region in the first contact hole and a sacrificial silicide region on the etch stop layer in the second region;

forming a second contact hole having a second depth different from the first depth in the second source/drain region by removing the sacrificial silicide region, a portion of the etch stop layer, and an underlying portion of the first source/drain region in the second region; and

forming a second silicide region in the second contact hole.

2. The method of claim 1 , wherein the second silicide region and the third silicide region include different materials.

3. The method of claim 1 , wherein the second contact hole is formed after forming the first silicide region, and wherein forming the second contact hole comprises etching the second source/drain region without using a resist layer on the first region while not etching a lower portion of the first contact hole.

4. The method of claim 1 , wherein the method further comprises removing the resist layer after forming the first contact hole.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2013
From: SUK, SUNG-DAE; KANG, HEE-SOO; PARK, SUNG-IL; LEE, SANG-HOON
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 030005/0758 →
Priority Claims (1)
KR 10-2013-0014625 · Feb 8, 2013 · national
Continuity (1)
Related Publication 20140225198A1 · Aug 14, 2014