IP Library Granted Patent US 9,075,105
Granted Patent B2
US 9,075,105 · App. 13/248,779 · Granted Jul 7, 2015

Passive probing of various locations in a wireless enabled integrated circuit (IC)

Inventors: Jesus Alfonso Castaneda (Los Angeles, CA); Arya Reza Behzad (Poway, CA); Ahmadreza Rofougaran (Newport Coast, CA); Sam Ziqun Zhao (Irvine, CA); Michael Boers (Irvine, CA)
Assignee: Broadcom Corporation
G01R31/303G01R31/3025G01R31/2822G01R31/2831
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,075,105
App. No.
13/248,779
Granted
Jul 7, 2015
Kind
B2
Abstract

Methods and apparatus are disclosed for wirelessly communicating among integrated circuits and/or functional modules within the integrated circuits. A semiconductor device fabrication operation uses a predetermined sequence of photographic and/or chemical processing steps to form one or more functional modules onto a semiconductor substrate. The functional modules are coupled to an integrated waveguide that is formed onto the semiconductor substrate and/or attached thereto to form an integrated circuit. The functional modules communicate with each other as well as to other integrated circuits using a multiple access transmission scheme via the integrated waveguide. One or more integrated circuits may be coupled to an integrated circuit carrier to form Multichip Module. The Multichip Module may be coupled to a semiconductor package to form a packaged integrated circuit.

Claims (33)

1. A wireless integrated circuit testing environment, comprising:

a coupling element configured to proximity couple to a second coupling element within an integrated circuit to passively observe a signal passing through the second coupling element, the integrated circuit being located within a semiconductor wafer; and

wireless automatic test equipment configured to determine a signal metric of the signal as observed by the coupling element and to compare the signal metric with a plurality of predetermined signal metrics to determine a location of the integrated circuit within the semiconductor wafer.

2. The wireless integrated circuit testing environment of claim 1 , wherein the coupling element comprises:

a plurality of sub-coupling elements that are configured to provide diversity to the coupling element.

3. The wireless integrated circuit testing environment of claim 2 , wherein at least two sub-coupling elements from among the plurality of sub-coupling elements are physically separated from each other to provide spatial diversity to the coupling element.

4. The wireless integrated circuit testing environment of claim 2 , wherein at least two sub-coupling elements from among the plurality of sub-coupling elements are characterized as having different radiation patterns to provide pattern diversity to the coupling element.

5. The wireless integrated circuit testing environment of claim 2 , wherein at least two sub-coupling elements from among the plurality of sub-coupling elements are characterized as having different polarizations to provide polarization diversity to the coupling element.

6. The wireless integrated circuit testing environment of claim 2 , wherein the plurality of sub-coupling elements are configured and arranged to form a matrix.

7. The wireless integrated circuit testing environment of claim 2 , wherein the plurality of sub-coupling elements are implemented using conductive traces.

8. The wireless integrated circuit testing environment of claim 1 , wherein the coupling element is implemented using a conductive trace.

9. The wireless integrated circuit testing environment of claim 1 , wherein the signal is selected from a group consisting of: an analog signal, a digital signal, and a power signal.

10. The wireless integrated circuit testing environment of claim 1 , wherein the integrated circuit is from among a plurality of integrated circuits that are formed on a semiconductor substrate.

11. The wireless integrated circuit testing environment of claim 10 , wherein the plurality of integrated circuits are configurable to execute a self-contained testing operation.

12. The wireless integrated circuit testing environment of claim 11 , wherein the integrated circuit is characterized as operating unexpectedly in response to execution of the self-contained testing operation.

13. The wireless integrated circuit testing environment of claim 10 , wherein a first group of integrated circuits from among the plurality of integrated circuits is configured to be selectively activated by the wireless automatic test equipment,

wherein a second group of integrated circuits from among the plurality of integrated circuits is configured to be selectively deactivated by the wireless automatic test equipment, and

wherein the integrated circuit is from among the first group of integrated circuits.

14. The wireless integrated circuit testing environment of claim 1 , wherein the coupling element and the second coupling element are configured to be separated by a distance.

15. The wireless integrated circuit testing environment of claim 1 , wherein the plurality of predetermined signal metrics are determined prior the integrated circuit executing a self-contained testing operation.

16. The wireless integrated circuit testing environment of claim 1 , wherein the integrated circuit is from among a plurality of integrated circuits formed on a semiconductor wafer, each of the plurality of integrated circuits having a corresponding set of coordinates from among a plurality of set of coordinates,

wherein the wireless automatic test equipment is further configured to store a map of each predetermined signal metric from among the plurality of predetermined signal metrics to a corresponding set of coordinates from among the plurality of set of coordinates, and

wherein the wireless automatic test equipment is further configured compare the signal metric with one or more predetermined signal metrics from among the plurality of predetermined signal metrics to determine the corresponding set of coordinates for the integrated circuit.

17. A wireless integrated circuit testing environment, comprising:

a coupling element configured to couple to a second coupling element within an integrated circuit to observe a signal passing through the second coupling element, the integrated circuit being located within a semiconductor wafer; and

wireless automatic test equipment configured to determine a signal metric of the observed signal and to compare the signal metric with a plurality of predetermined signal metrics to determine a location of the integrated circuit within a semiconductor wafer, wherein the integrated circuit is from among a plurality of integrated circuits formed on the semiconductor wafer, each of the plurality of integrated circuits having a corresponding unique identification number from among a plurality of unique identification numbers,

wherein the wireless automatic test equipment is further configured to store a map of each predetermined signal metric from among the plurality of predetermined signal metrics to a corresponding location of a corresponding unique identification number from among the plurality of unique identification numbers, and

wherein the wireless automatic test equipment is further configured compare the signal metric with one or more predetermined signal metrics from among the plurality of predetermined signal metrics to determine the corresponding unique identification number for the integrated circuit and to determine the location of the integrated circuit based upon the corresponding unique identification number for the integrated circuit.

18. A wireless integrated circuit testing environment, comprising:

a coupling element configured to couple to a second coupling element within an integrated circuit to observe a signal passing through the second coupling element, the integrated circuit being located within a semiconductor wafer; and

wireless automatic test equipment configured to determine a signal metric of the observed signal and to compare the signal metric with a plurality of predetermined signal metrics to determine a location of the integrated circuit within the semiconductor wafer, wherein the integrated circuit is from among a plurality of integrated circuits formed on a semiconductor wafer, each of the plurality of integrated circuits having a corresponding predetermined signal metric,

wherein the wireless automatic test equipment is further configured to store a map of each corresponding predetermined signal metric from among the plurality of predetermined signal metrics to a corresponding location of a corresponding integrated circuit from among the plurality of integrated circuits, and

wherein the wireless automatic test equipment is further configured to compare the signal metric with one or more predetermined signal metrics from among the plurality of predetermined signal metrics to determine the location of the integrated circuit.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER 9,385,856 TO 9,385,756 PREVIOUSLY RECORDED AT REEL: 47349 FRAME: 001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 051144/0648 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 047229 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047349/0001 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047229/0408 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2011
From: CASTANEDA, JESUS ALFONSO; BEHZAD, ARYA REZA; ROFOUGARAN, AHMADREZA; ZHAO, SAM ZIQUN; BOERS, MICHAEL
To: BROADCOM CORPORATION
Reel/Frame 026992/0711 →
Continuity (1)
Related Publication 20130082730A1 · Apr 4, 2013