IP Library Granted Patent US 9,099,351
Granted Patent B2
US 9,099,351 · App. 13/942,773 · Granted Aug 4, 2015

Compound semiconductor device and method of manufacturing the same

Inventors: Masato Nishimori (Atsugi, JP); Tadahiro Imada (Kawasaki, JP); Toshihiro Ohki (Hadano, JP)
Assignee: Transphorm Japan, Inc.
H01L29/12H01L21/0254H01L21/0262H01L21/02378H01L21/02458H01L21/02521H01L21/02576H01L21/02579H01L29/66462H01L29/7787H01L29/2003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,099,351
App. No.
13/942,773
Granted
Aug 4, 2015
Kind
B2
Abstract

A compound semiconductor device includes as compound semiconductor layers: a first layer; a second layer larger in band gap than the first layer, formed above the first layer; a third layer having a p-type conductivity type, formed above the second layer; a gate electrode formed above the second layer via the third layer; a fourth layer larger in band gap than the second layer, formed to be in contact with the third layer above the second layer; and a fifth layer smaller in band gap than the fourth layer, formed to be in contact with the third layer above the fourth layer.

Claims (27)

1. A compound semiconductor device, comprising:

a first compound semiconductor layer;

a second compound semiconductor layer larger in band gap than the first compound semiconductor layer, formed above the first compound semiconductor layer;

a third compound semiconductor layer having a p-type conductivity type, formed above the second compound semiconductor layer;

an electrode formed above the second compound semiconductor layer via the third compound semiconductor layer;

a fourth compound semiconductor layer larger in band gap than the second compound semiconductor layer, formed to be in contact with the third compound semiconductor layer above the second compound semiconductor layer; and

a fifth compound semiconductor layer smaller in band gap than the fourth compound semiconductor layer, formed to be in contact with the third compound semiconductor layer above the fourth compound semiconductor layer.

2. The compound semiconductor device according to claim 1 ,

wherein the fourth compound semiconductor layer and the fifth compound semiconductor layer are formed on side surfaces of the third compound semiconductor layer.

3. The compound semiconductor device according to claim 1 ,

wherein the fourth compound semiconductor layer is formed between the second compound semiconductor layer and the third compound semiconductor layer, and

wherein the fifth compound semiconductor layer is formed on side surfaces of the third compound semiconductor layer.

4. The compound semiconductor device according to claim 1 ,

wherein the fourth compound semiconductor layer and the fifth compound semiconductor layer are formed between the second compound semiconductor layer and the third compound semiconductor layer.

5. The compound semiconductor device according to claim 1 ,

wherein the fourth compound semiconductor layer and the fifth compound semiconductor layer are formed on a side surface only on one side of the third compound semiconductor layer.

6. The compound semiconductor device according to claim 5 , further comprising:

a connection electrode electrically connected to the fifth compound semiconductor layer.

7. A power supply circuit comprising a transformer and a high-voltage circuit and a low-voltage circuit across the transformer,

the high-voltage circuit comprising a transistor,

the transistor comprising:

a first compound semiconductor layer;

a second compound semiconductor layer larger in band gap than the first compound semiconductor layer, formed above the first compound semiconductor layer;

a third compound semiconductor layer having a p-type conductivity type, formed above the second compound semiconductor layer;

an electrode formed above the second compound semiconductor layer via the third compound semiconductor layer;

a fourth compound semiconductor layer larger in band gap than the second compound semiconductor layer, formed to be in contact with the third compound semiconductor layer above the second compound semiconductor layer; and

a fifth compound semiconductor layer smaller in band gap than the fourth compound semiconductor layer, formed to be in contact with the third compound semiconductor layer above the fourth compound semiconductor layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2014
From: FUJITSU LIMITED
To: TRANSPHORM JAPAN, INC.
Reel/Frame 032865/0196 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2013
From: NISHIMORI, MASATO; IMADA, TADAHIRO; OHKI, TOSHIHIRO
To: FUJITSU LIMITED
Reel/Frame 030968/0357 →
Priority Claims (1)
JP 2012-208845 · Sep 21, 2012 · national
Continuity (1)
Related Publication 20140084339A1 · Mar 27, 2014