IP Library › Granted Patent US 9,117,126
Granted Patent B2
US 9,117,126 · App. 14/207,315 · Granted Aug 25, 2015

Tamper resistant 3D magnetic stripe reader integrated circuit

Inventor: Hamid Manesh (Irvine, CA)
Assignee: MagTek, Inc.
G06K7/084
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,117,126
App. No.
14/207,315
Granted
Aug 25, 2015
Kind
B2
Abstract

Systems and methods for implementing and utilizing a tamper resistant 3D magnetic stripe reader integrated circuit in accordance with embodiments of the invention are disclosed. In one embodiment, a three-dimensional magnetic stripe reader integrated circuit (IC) includes at least one magnetic read sensor configured to generate a signal representative of information on a magnetic stripe, a decoding circuit configured to receive the signal from the at least one magnetic read sensor and generate a data signal, an encryption circuit configured to receive the data signal from the decoding circuit and generate an encrypted signal, a substrate layer, where the at least one magnetic read sensor, decoding circuit, and encryption circuit are mounted to the substrate layer, and IC packaging at least partially enclosing the at least one magnetic read sensor.

Claims (21)

1. A three-dimensional magnetic stripe reader integrated circuit (IC), comprising:

at least one magnetic read sensor configured to generate a signal representative of information on a magnetic stripe;

a decoding circuit configured to receive the signal from the at least one magnetic read sensor and generate a data signal;

an encryption circuit configured to receive the data signal from the decoding circuit and generate an encrypted signal;

a substrate layer, wherein the at least one magnetic read sensor, decoding circuit, and encryption circuit are mounted to the substrate layer; and

IC packaging at least partially enclosing the at least one magnetic read sensor.

2. The three-dimensional magnetic stripe reader integrated circuit of claim 1 wherein the at least one magnetic read sensor comprises three magnetic read sensors positioned to read from three tracks of data on a magnetic stripe.

3. The three-dimensional magnetic stripe reader integrated circuit of claim 1 wherein the at least one magnetic read sensor comprises at least one non-contact magnetic read sensor.

4. The three-dimensional magnetic stripe reader integrated circuit of claim 1 wherein the at least one magnetic read sensor has output electrical connections on the same side of the sensor as the sensing portion of the sensor.

5. The three-dimensional magnetic stripe reader integrated circuit of claim 4 wherein the output electrical connections on one side of the at least one magnetic read sensor are electrically connected to connections on a second side of the at least one magnetic read sensor using through silicon vias.

6. The three-dimensional magnetic stripe reader integrated circuit of claim 4 wherein the output electrical connections on one side of the at least one magnetic read sensor are electrically connected to connections on a second side of the at least one magnetic read sensor using edge routing.

7. The three-dimensional magnetic stripe reader integrated circuit of claim 1 wherein the sensing portion of the least one magnetic read sensor is exposed from the IC packaging.

8. The three three-dimensional magnetic stripe reader integrated circuit of claim 1 wherein the sensing portion of the least one magnetic read sensor is completely contained within the IC packaging.

9. The three-dimensional magnetic stripe reader integrated circuit of claim 1 further comprising a fingerprinting module configured to generate a signal representative of an intrinsic magnetic characteristic of the magnetic stripe.

10. The three-dimensional magnetic stripe reader integrated circuit of claim 1 further comprising a tamper protection perimeter enclosing one or more components of the integrated circuit.

11. The three-dimensional magnetic stripe reader integrated circuit of claim 10 wherein the tamper protection perimeter is integral with the IC packaging.

12. The three-dimensional magnetic stripe reader integrated circuit of claim 10 wherein the at least one magnetic read sensor is contained at least partially within the IC packaging and the tamper protection perimeter.

13. The three-dimensional magnetic stripe reader integrated circuit of claim 10 wherein the tamper protection perimeter comprises at least one sensor configured to detect a breach of the tamper protection perimeter.

14. The three-dimensional magnetic stripe reader integrated circuit of claim 13 wherein the at least one magnetic read sensor and the encryption circuit are mounted to opposite sides of the substrate layer.

15. The three-dimensional magnetic stripe reader integrated circuit of claim 1 further comprising a security module configured to erase encryption keys when a breach is detected.

16. The three-dimensional magnetic stripe reader integrated circuit of claim 1 wherein the encryption circuit comprises a secure microcontroller configured with Triple Data Encryption Standard.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2014
From: MANESH, HAMID
To: MAGTEK, INC.
Reel/Frame 032421/0048 →
Continuity (2)
Provisional Application 61780909 · Mar 13, 2013
Related Publication 20140263646A1 · Sep 18, 2014