IP Library › Granted Patent US 9,117,896
Granted Patent B2
US 9,117,896 · App. 14/295,532 · Granted Aug 25, 2015

Semiconductor device with improved conductivity

Inventors: Hiroyuki Okazaki (Tokyo, JP); Yoshitaka Kamo (Tokyo, JP); Yoichi Nogami (Tokyo, JP); Hidetoshi Koyama (Tokyo, JP); Shinichi Miyakuni (Tokyo, JP)
Assignee: MITSUBISHI ELECTRIC CORPORATION
H01L29/78H01L29/4175H01L29/41758H01L29/42316H01L29/66522H01L29/7787H01L29/2003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,117,896
App. No.
14/295,532
Granted
Aug 25, 2015
Kind
B2
Abstract

A semiconductor device includes: a Si substrate having first and second major surfaces facing in opposite directions; a buffer layer of Al x Ga 1-x N (0≦x≦1) on the first major surface of the Si substrate; an epitaxially grown crystalline layer of Al y Ga 1-y N (0≦y≦1, x≠y) on the buffer layer; a transistor on the epitaxially grown crystalline layer; and a filler of Al x Ga 1-x N and having the same x as the buffer layer. A through hole in the Si substrate extends from the second major surface to the buffer layer, and the through hole is filled with the filler.

Claims (15)

1. A semiconductor device comprising:

a Si substrate having first and second major surfaces facing in opposite directions;

a buffer layer of Al x Ga 1-x N (0≦x≦1) on the first major surface of the Si substrate;

an epitaxially grown crystalline layer of Al y Ga 1-y N (0≦y≦1, x≠y) on the buffer layer;

a transistor located on the epitaxially grown crystalline layer; and

a filler of Al x Ga 1-x N and having the same x as the buffer layer, wherein

the Si substrate includes a through hole extending from the second major surface to the buffer layer, and the through hole is filled with the filler.

2. The semiconductor device according to claim 1 , wherein the through hole and the filler are located opposite a drain electrode of the transistor but are not located opposite a source electrode of the transistor.

3. The semiconductor device according to claim 1 , further comprising:

a source via holed extending from the second major surface of the Si substrate to a source pad of the transistor; and

a metal film located on an inner wall surface of the source via hole and the second major surface of the Si substrate and connected to the source pad.

4. The semiconductor device according to claim 1 , wherein the Si substrate is n-type, and a source pad of the transistor comes into direct contact with the Si substrate through an opening in the buffer layer and the epitaxially grown crystalline layer, directly opposite the source pad.

5. The semiconductor device according to claim 1 , wherein the Si substrate is n-type, and a source electrode of the transistor is in direct contact with the Si substrate through an opening in the buffer layer and the epitaxially grown crystalline layer, directly opposite the source electrode.

6. The semiconductor device according to claim 1 , wherein resistivity of the Si substrate is not more than 10 4 Ωcm.

7. The semiconductor device according to claim 1 , wherein the buffer layer is AlN.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2014
From: OKAZAKI, HIROYUKI; KAMO, YOSHITAKA; NOGAMI, YOICHI; KOYAMA, HIDETOSHI; MIYAKUNI, SHINICHI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 033028/0493 →
Priority Claims (1)
JP 2013-197261 · Sep 24, 2013 · national
Continuity (1)
Related Publication 20150084103A1 · Mar 26, 2015