IP Library › Granted Patent US 9,159,033
Granted Patent B2
US 9,159,033 · App. 13/828,263 · Granted Oct 13, 2015

Frequency separation between qubit and chip mode to reduce purcell loss

Inventors: David W. Abraham (Croton, NY); Jerry M. Chow (White Plains, NY); Antonio D. Corcoles Gonzalez (Egham, GB); Jay M. Gambetta (Yorktown Heights, NY)
Assignee: Internatinal Business Machines Corporation
G06N99/002B82Y10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,159,033
App. No.
13/828,263
Granted
Oct 13, 2015
Kind
B2
Abstract

A system, method, and chip to control Purcell loss are described. The chip includes qubits formed on a first surface of a substrate. The method includes determining frequencies of the qubits, and controlling a separation between the frequencies of the qubits and chip mode frequencies of the chip.

Claims (9)

1. A method of controlling Purcell loss in qubits formed on a first surface of a substrate of a chip, the method comprising:

determining frequencies of the qubits;

calculating, using a processor, chip mode frequencies of the chip, the chip mode frequencies being caused by a resonator on the substrate of the chip or resonant frequencies of the substrate; and

controlling a separation between the frequencies of the qubits and the chip mode frequencies of the chip, wherein the controlling the separation includes applying a coating to one or more of four edges of the chip, the four edges being comprised of surfaces adjacent and perpendicular to the first surface of the substrate.

2. The method according to claim 1 , further comprising calculating, for coating each of one, two, three, and four edges of the chip, the chip mode frequencies of the chip.

3. The method according to claim 2 , further comprising comparing the chip mode frequencies resulting from coating each of the one, two, three, and four edges of the chip with the frequencies of the qubits.

4. The method according to claim 3 , further comprising selecting a number of edges for the applying the coating based on the comparing.

5. The method according to claim 1 , wherein the applying the coating includes applying an adhesive layer and a superconductor layer.

6. The method according to claim 5 , wherein the applying includes applying Titanium as the adhesive layer and Aluminum as the superconductor layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2013
From: ABRAHAM, DAVID W.; CHOW, JERRY M.; CORCOLES GONZALEZ, ANTONIO D.; GAMBETTA, JAY M.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 030002/0160 →
Continuity (1)
Related Publication 20140264284A1 · Sep 18, 2014