IP Library › Granted Patent US 9,161,444
Granted Patent B2
US 9,161,444 · App. 14/354,600 · Granted Oct 13, 2015

Circuit board and electronic apparatus provided with the same

Inventors: Kiyotaka Nakamura (Kirishima, JP); Yoshio Ohashi (Satsumasendai, JP); Kunihide Shikata (Kirishima, JP)
Assignee: KYOCERA CORPORATION
H05K1/09C04B41/009C04B41/52C04B41/90H01L23/15H01L23/3731H05K1/092H05K3/38C04B2111/00405C04B2111/00844H01L23/3735H01L23/3736H05K1/0306H05K2201/035H05K2201/0338H05K2203/1126
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,161,444
App. No.
14/354,600
Granted
Oct 13, 2015
Kind
B2
Abstract

A circuit board is provided with a metal wiring layer 12 on at least one principal surface of a ceramic sintered body 11 , wherein the above-described metal wiring layer includes a first region 12 a which is in contact with the principal surface and which contains a glass component and a second region 12 b which is located on the first region 12 a and which does not contain a glass component, the thickness of the first region 12 a is 35% or more and 70% or less of the thickness of the metal wiring layer 12 , and the average grain size in the first region 12 a is smaller than the average grain size in the second region 12 b.

Claims (6)

1. A circuit board comprising a ceramic sintered body and a metal wiring layer disposed on at least one principal surface of the ceramic sintered body, wherein the metal wiring layer includes a first region which is in contact with the principal surface and which contains a glass component and a second region which is located on the first region and which does not contain a glass component, the thickness of the first region is 35% or more and 70% or less of the thickness of the metal wiring layer, and the average grain size of a metal in the first region is smaller than the average grain size of a metal in the second region.

2. The circuit board according to claim 1 , wherein the average grain size of the metal in the first region is 3.0 μm or more and 8.0 μm or less.

3. The circuit board according to claim 1 , wherein the average grain size of the metal in the second region is 9.0 μm or more and 13.0 μm or less.

4. The circuit board according to claim 1 , wherein copper oxide is present on the surface of the metal wiring layer, and 15 or more and 80 or less of copper oxide grains are present at grain boundaries in 1,000 μm 2 of observation region.

5. The circuit board according to claim 1 , wherein silicon oxide constitutes the glass component in the first region, and the amount of silicon oxide on the second region side is larger than that on the principal surface side in the first region.

6. An electronic apparatus, wherein an electronic component is mounted on the circuit board according to claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 28, 2014
From: NAKAMURA, KIYOTAKA; OHASHI, YOSHIO; SHIKATA, KUNIHIDE
To: KYOCERA CORPORATION
Reel/Frame 032764/0312 →
Priority Claims (1)
JP 2011-237451 · Oct 28, 2011 · national
Continuity (1)
Related Publication 20140284088A1 · Sep 25, 2014