IP Library Granted Patent US 9,172,402
Granted Patent B2
US 9,172,402 · App. 13/411,467 · Granted Oct 27, 2015

Multiple-input and multiple-output carrier aggregation receiver reuse architecture

Inventors: Prasad Srinivasa Siva Gudem (San Diego, CA); Xiaoyin He (San Diego, CA); Tamer Adel Kadous (San Diego, CA); Li-Chung Chang (Irvine, CA)
Assignee: QUALCOMM Incorporated
H04B1/0057H04B1/0064H04B1/525H04B7/0413
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,172,402
App. No.
13/411,467
Granted
Oct 27, 2015
Kind
B2
Abstract

A wireless communication device configured for receiving a wireless multiple-input and multiple-output signal. The wireless communication device includes a first multiple-input and multiple-output carrier aggregation receiver reuse architecture. The first multiple-input and multiple-output carrier aggregation receiver reuse architecture includes a first antenna, a second antenna and a transceiver chip. The first multiple-input and multiple-output carrier aggregation receiver reuse architecture reuses a first carrier aggregation receiver path. The wireless communication device also includes a second multiple-input and multiple-output carrier aggregation receiver reuse architecture. The second multiple-input and multiple-output carrier aggregation receiver reuse architecture includes a third antenna, a fourth antenna and a receiver chip. The second multiple-input and multiple-output carrier aggregation receiver reuse architecture reuses a second carrier aggregation receiver path.

Claims (75)

1. A wireless communication device configured for receiving a wireless multiple-input and multiple-output signal, comprising:

a first multiple-input and multiple-output carrier aggregation receiver reuse architecture that comprises:

a first antenna coupled to a transceiver chip;

a second antenna coupled to the transceiver chip, wherein the second antenna is a wireless local area network antenna; and

the transceiver chip, wherein the transceiver chip comprises a first primary receiver and a first secondary receiver that are configured for both carrier aggregation operation and multiple-input and multiple-output operation; and

a second multiple-input and multiple-output carrier aggregation receiver reuse architecture that comprises:

a third antenna coupled to a receiver chip;

a fourth antenna coupled to the receiver chip, wherein the fourth antenna is a global positioning system antenna; and

the receiver chip, wherein the receiver chip comprises a second primary receiver and a second secondary receiver that are configured for both carrier aggregation operation and multiple-input and multiple-output operation.

2. The wireless communication device of claim 1 , wherein the wireless communication device does not require a power splitter, an external low noise amplifier or die-to-die signal routing.

3. The wireless communication device of claim 1 , wherein the transceiver chip comprises:

a transmitter,

wherein each receiver comprises multiple low noise amplifiers.

4. The wireless communication device of claim 3 , wherein a first routing is used from the first antenna through the first primary receiver to obtain a primary receive inphase/quadrature signal, wherein a second routing is used from the second antenna through the first secondary receiver to obtain a secondary receive inphase/quadrature signal, wherein a third routing is used from the third antenna through the second primary receiver to obtain a tertiary receive inphase/quadrature signal, and wherein a fourth routing is used from the fourth antenna through the second secondary receiver to obtain a quaternary receive inphase/quadrature signal.

5. The wireless communication device of claim 4 , wherein the first routing passes through a duplexer and through a low noise amplifier on the first primary receiver.

6. The wireless communication device of claim 4 , wherein the second routing passes through a surface acoustic wave filter and through a low noise amplifier on the first secondary receiver.

7. The wireless communication device of claim 4 , wherein the third routing passes through a surface acoustic wave filter and through a low noise amplifier on the second primary receiver.

8. The wireless communication device of claim 4 , wherein the fourth routing passes through a surface acoustic wave filter and through a low noise amplifier on the second secondary receiver.

9. The wireless communication device of claim 3 , wherein only two synthesizers are running on the wireless communication device when the wireless communication device is receiving multiple-input and multiple-output communications.

10. The wireless communication device of claim 9 , wherein the first primary receiver comprises a first synthesizer, wherein the second primary receiver comprises a second synthesizer, wherein the first synthesizer is shared with the first secondary receiver, and wherein the second synthesizer is shared with the second secondary receiver.

11. The wireless communication device of claim 1 , wherein the wireless communication device is configured to receive 4Rx multiple-input and multiple-output communications using the first antenna, the second antenna, the third antenna and the fourth antenna.

12. A method for receiving a multiple-input and multiple-output wireless signal, comprising:

receiving a first multiple-input and multiple-output wireless signal using a first antenna, wherein the first antenna is coupled to a transceiver chip;

routing the first multiple-input and multiple-output wireless signal through a first primary receiver on the transceiver chip to obtain a primary receive inphase/quadrature signal;

receiving a second multiple-input and multiple-output wireless signal using a second antenna, wherein the second antenna is coupled to the transceiver chip, and wherein the second antenna is a wireless local area network antenna;

routing the second multiple-input and multiple-output wireless signal through a first secondary receiver on the transceiver chip to obtain a secondary receive inphase/quadrature signal;

receiving a third multiple-input and multiple-output wireless signal using a third antenna, wherein the third antenna is coupled to a receiver chip;

routing the third multiple-input and multiple-output wireless signal through a second primary receiver on the receiver chip to obtain a tertiary receive inphase/quadrature signal;

receiving a fourth multiple-input and multiple-output wireless signal using a fourth antenna, wherein the fourth antenna is coupled to the receiver chip, and wherein the fourth antenna is a global position system antenna; and

routing the fourth multiple-input and multiple-output wireless signal through a second secondary receiver on the receiver chip to obtain a quaternary receive inphase/quadrature signal, wherein the first primary receiver, the second primary receiver, the first secondary receiver and the second secondary receiver are configured for both carrier aggregation operation and multiple-input and multiple-output operation.

13. The method of claim 12 , further comprising obtaining a receive signal from the primary receive inphase/quadrature signal, the secondary receive inphase/quadrature signal, the tertiary receive inphase/quadrature signal and the quaternary receive inphase/quadrature signal.

14. The method of claim 13 , wherein the primary receive inphase/quadrature signal, the secondary receive inphase/quadrature signal, the tertiary receive inphase/quadrature signal and the quaternary receive inphase/quadrature signal are passed through a baseband digital modem to obtain the receive signal.

15. The method of claim 12 , wherein the method is performed by a wireless communication device.

16. The method of claim 15 , wherein the wireless communication device comprises:

a first multiple-input and multiple-output carrier aggregation receiver reuse architecture that comprises:

the first antenna;

the second antenna; and

the transceiver chip, wherein the first multiple-input and multiple-output carrier aggregation receiver reuse architecture reuses a first carrier aggregation receiver path; and

a second multiple-input and multiple-output carrier aggregation receiver reuse architecture that comprises:

the third antenna;

the fourth antenna; and

the receiver chip, wherein the second multiple-input and multiple-output carrier aggregation receiver reuse architecture reuses a second carrier aggregation receiver path.

17. The method of claim 16 , wherein the wireless communication device does not require a power splitter, an external low noise amplifier or die-to-die signal routing.

18. The method of claim 16 , wherein the transceiver chip comprises:

a transmitter,

wherein each receiver comprises multiple low noise amplifiers.

19. The method of claim 18 , wherein a first routing is used from the first antenna through the first primary receiver to obtain a primary receive inphase/quadrature signal, wherein a second routing is used from the second antenna through the first secondary receiver to obtain a secondary receive inphase/quadrature signal, wherein a third routing is used from the third antenna through the second primary receiver to obtain a tertiary receive inphase/quadrature signal, and wherein a fourth routing is used from the fourth antenna through the second secondary receiver to obtain a quaternary receive inphase/quadrature signal.

20. The method of claim 19 , wherein the first routing passes through a duplexer and through a low noise amplifier on the first primary receiver.

21. The method of claim 19 , wherein the second routing passes through a surface acoustic wave filter and through a low noise amplifier on the first secondary receiver.

22. The method of claim 19 , wherein the third routing passes through a surface acoustic wave filter and through a low noise amplifier on the second primary receiver.

23. The method of claim 19 , wherein the fourth routing passes through a surface acoustic wave filter and through a low noise amplifier on the second secondary receiver.

24. The method of claim 16 , wherein only two synthesizers are running on the wireless communication device when the wireless communication device is receiving multiple-input and multiple-output communications.

25. The method of claim 24 , wherein the first primary receiver comprises a first synthesizer, wherein the second primary receiver comprises a second synthesizer, wherein the first synthesizer is shared with the first secondary receiver, and wherein the second synthesizer is shared with the second secondary receiver.

26. The method of claim 16 , wherein the wireless communication device is configured to receive 4Rx multiple-input and multiple-output communications using the first antenna, the second antenna, the third antenna and the fourth antenna.

27. An apparatus for receiving a multiple-input and multiple-output wireless signal, comprising:

means for receiving a first multiple-input and multiple-output wireless signal using a first antenna, wherein the first antenna is coupled to a transceiver chip;

means for routing the first multiple-input and multiple-output wireless signal through a first primary receiver on the transceiver chip to obtain a primary receive inphase/quadrature signal;

means for receiving a second multiple-input and multiple-output wireless signal using a second antenna, wherein the second antenna is coupled to the transceiver chip, and wherein the second antenna is a wireless local area network antenna;

means for routing the second multiple-input and multiple-output wireless signal through a first secondary receiver on the transceiver chip to obtain a secondary receive inphase/quadrature signal;

means for receiving a third multiple-input and multiple-output wireless signal using a third antenna, wherein the third antenna is coupled to a receiver chip;

means for routing the third multiple-input and multiple-output wireless signal through a second primary receiver on the receiver chip to obtain a tertiary receive inphase/quadrature signal;

means for receiving a fourth multiple-input and multiple-output wireless signal using a fourth antenna, wherein the fourth antenna is coupled to the receiver chip, and wherein the fourth antenna is a global position system antenna; and

means for routing the fourth multiple-input and multiple-output wireless signal through a second secondary receiver on the receiver chip to obtain a quaternary receive inphase/quadrature signal, wherein the first primary receiver, the second primary receiver, the first secondary receiver and the second secondary receiver are configured for both carrier aggregation operation and multiple-input and multiple-output operation.

28. The apparatus of claim 27 , further comprising obtaining a receive signal from the primary receive inphase/quadrature signal, the secondary receive inphase/quadrature signal, the tertiary receive inphase/quadrature signal and the quaternary receive inphase/quadrature signal.

29. The apparatus of claim 28 , wherein the primary receive inphase/quadrature signal, the secondary receive inphase/quadrature signal, the tertiary receive inphase/quadrature signal and the quaternary receive inphase/quadrature signal are passed through a baseband digital modem to obtain the receive signal.

30. The apparatus of claim 27 , wherein the apparatus is a wireless communication device.

31. The apparatus of claim 30 , wherein the wireless communication device comprises:

a first multiple-input and multiple-output carrier aggregation receiver reuse architecture that comprises:

the first antenna;

the second antenna; and

the transceiver chip, wherein the first multiple-input and multiple-output carrier aggregation receiver reuse architecture reuses a first carrier aggregation receiver path; and

a second multiple-input and multiple-output carrier aggregation receiver reuse architecture that comprises:

the third antenna;

the fourth antenna; and

the receiver chip, wherein the second multiple-input and multiple-output carrier aggregation receiver reuse architecture reuses a second carrier aggregation receiver path.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2012
From: GUDEM, PRASAD SRINIVASA SIVA; HE, XIAOYIN; KADOUS, TAMER ADEL; CHANG, LI-CHUNG
To: QUALCOMM INCORPORATED
Reel/Frame 028227/0125 →
Continuity (1)
Related Publication 20130230080A1 · Sep 5, 2013