IP Library Granted Patent US 9,213,379
Granted Patent B2
US 9,213,379 · App. 14/056,781 · Granted Dec 15, 2015

Distributed fan control

Inventors: Kevin Wong (San Jose, CA); Thomas Dewey (Menlo Park, CA); Craig Ross (Santa Clara, CA); Andrew Bell (San Francisco, CA); John Lam (Milpitas, CA); Gabriele Gorla (Santa Clara, CA)
Assignee: NVIDIA CORPORATION
G06F1/206F04D25/0613F04D27/004
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,213,379
App. No.
14/056,781
Granted
Dec 15, 2015
Kind
B2
Abstract

A device for processing graphics data may include a plurality of graphics processing units. The device may include a fan to dissipate thermal energy generated during the operation of the plurality of graphics processing units. Each of the plurality of graphics processing units may generate a pulse width modulated signal to control the speed of the fan. The device may include one or more monitoring units configured to monitor a signal controlling the speed of the fan. One or more of the plurality of pulse width modulated signals may be adjusted based on the monitored signal. One or more of the plurality of pulse width modulated signals may be adjusted such that a signal controlling the fan maintains a desired duty cycle.

Claims (33)

1. A method for controlling the speed of a fan associated with a graphics processing subsystem, the method comprising:

monitoring a drive signal driving a fan;

comparing the drive signal driving the fan to a defined period and a defined duty cycle of a generated fan control signal;

determining whether an assertion time of the drive signal driving the fan is greater than an assertion time of the generated fan control signal; and

adjusting the generated fan control signal based on whether the assertion time of the drive signal driving the fan is greater than the assertion time of the generated fan control signal.

2. The method of claim 1 , wherein the drive signal driving the fan is a result of a logical AND operation of the generated fan control signal and one or more additional generated fan control signals.

3. The method of claim 1 , wherein the assertion time of the generated fan control signal is the product of the defined period and the defined duty cycle.

4. The method of claim 1 , wherein adjusting the generated fan control signal includes extending the period of the generated fan control signal to maintain the defined duty cycle.

5. The method of claim 1 , wherein adjusting the generated fan control signal includes synchronizing the generated fan control signal with the drive signal driving the fan.

6. The method of claim 1 , wherein the generated fan control signal is generated by a graphics processing unit.

7. The method of claim 6 , wherein the defined period and defined duty cycle are determined based on a temperature measurement of the graphics processing unit.

8. The method of claim 6 , wherein the defined period and defined duty cycle are initialized based on a measured voltage when the graphics processing unit is powered on.

9. A device for processing graphics data, the device comprising:

a fan;

a plurality of graphics processing units configured to:

generate a fan control signal based on a defined period and a defined duty cycle;

monitor a drive signal driving the fan;

compare the drive signal driving the fan to the defined period and defined duty cycle of the generated fan control signal;

determining whether an assertion time of the drive signal driving the fan is greater than an assertion time of the generated fan control signal; and

adjust the generated fan control signal based on whether the assertion time of the drive signal driving the fan is greater than the assertion time of the generated fan control signal.

10. The device of claim 9 , wherein the drive signal driving the fan is a result of a logical AND of respective generated fan control signals.

11. The device of claim 9 , wherein adjusting the generated fan control signal includes extending a period of the fan control signal based on the drive signal driving the fan.

12. The device of claim 9 , wherein adjusting the generated fan control signal includes synchronizing the generated fan control signal with the drive signal driving the fan.

13. The device of claim 9 , wherein the defined period and the defined duty cycle are determined based on a temperature measurement of the graphics processing unit.

14. The device of claim 9 , wherein the defined period and defined duty cycle are initialized based on a measured voltage when the graphics processing unit is powered on.

15. A method for controlling the speed of a fan associated with a graphics processing subsystem, the method comprising:

monitoring a plurality of fan control signals;

generating a signal having a duty cycle equal to the maximum duty cycle of the plurality of fan control signals, wherein a period of the generated signal is adjusted to be equal to a maximum assertion time of the plurality of fan control signals divided by a maximum duty cycle of the plurality of fan control signals;

and driving the fan using the adjusted generated signal.

16. The method of claim 15 , wherein monitoring a plurality of fan control signals includes monitoring a result of a logical AND of the plurality of fan control signals.

17. The method of claim 15 , wherein generating a signal having a duty cycle equal to the maximum duty cycle includes adjusting one or more of the plurality of fan control signals.

18. The method of claim 15 , wherein each of the plurality of fan control signals is generated by a graphics processing unit based on a temperature of the graphics processing unit.

19. The method of claim 18 , further comprising generating a fan control signal in the event the graphics processing unit is powered down.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2013
From: WONG, KEVIN; DEWEY, THOMAS; ROSS, CRAIG; BELL, ANDREW; LAM, JOHN; GORLA, GABRIELE
To: NVIDIA CORPORATION
Reel/Frame 031429/0165 →
Continuity (1)
Related Publication 20150108934A1 · Apr 23, 2015