IP Library › Granted Patent US 9,224,450
Granted Patent B2
US 9,224,450 · App. 13/889,528 · Granted Dec 29, 2015

Reference voltage modification in a memory device

Inventors: Edgar R. Cordero (Round Rock, TX); Joab D. Henderson (Pflugerville, TX); Kyu-hyoun Kim (Mount Kisco, NY); Jeffrey A. Sabrowski (Leander, TX); Anuwat Saetow (Austin, TX)
Assignee: International Business Machines Corporation
G11C11/406G11C11/4099
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,224,450
App. No.
13/889,528
Granted
Dec 29, 2015
Kind
B2
Abstract

A method and apparatus for modifying a reference voltage between refreshes in a memory device are disclosed. The memory array may include a plurality of memory cells. The memory device may also include a sense amplifier. The sense amplifier may be configured to read data from the plurality of memory cells using a reference voltage. The memory device may also include a sense amplifier reference voltage modification circuit. The sense amplifier reference voltage modification circuit may be configured to detect a triggering event and modify the reference voltage in response to detecting a triggering event.

Claims (28)

1. A method comprising:

determining whether an access to a first row of a memory array has occurred, the first row of the memory array adjacent to at least a second row of the memory array;

detecting a triggering event, wherein the triggering event is based on a voltage indicator corresponding to the second row of the memory array; and

modifying a reference voltage to be used for accessing the second row of the memory array in response to detecting the triggering event.

2. The method of claim 1 , wherein the voltage indicator is based on whether an access to the first row of the memory array has occurred.

3. The method of claim 1 , wherein the triggering event is detected when a number of accesses to the first row of the memory array is outside a threshold.

4. The method of claim 1 , further comprising:

resetting a number of accesses to the first row of the memory array when at least one of an access to the second row of the memory array occurs and a refresh of the second row of the memory array occurs.

5. The method of claim 4 , further comprising:

resetting the reference voltage.

6. A method comprising:

determining whether a request to access a row of a memory array has been received;

determining a time elapsed since a last refresh for the row of the memory array;

detecting a triggering event, wherein the triggering event is based on time; and

modifying a reference voltage to be used to access the row of the memory array in response to detecting a triggering event.

7. The method of claim 6 , wherein the triggering event is detected when the time elapsed since the last refresh for the row is outside a threshold and a request to access the row has been received.

8. The method of claim 7 , further comprising:

providing an unmodified reference voltage when the time elapsed since the last refresh for the row is within the threshold.

9. The method of claim 6 , further comprising:

resetting the reference voltage when a refresh occurs.

10. The method of claim 6 , further comprising:

resetting the reference voltage when an access to the row of the memory array occurs.

11. A method comprising:

determining whether an access to a first row of a memory array has occurred, the first row of the memory array adjacent to at least a second row of the memory array;

detecting a triggering event, wherein the triggering event is based on a plurality of row accesses;

modifying a reference voltage to be used for accessing the second row of the memory array in response to detecting a triggering event;

resetting a number of accesses to the first row of the memory array when at least one of an access to the second row of the memory array occurs and a refresh of the second row of the memory array occurs; and

resetting the reference voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2013
From: CORDERO, EDGAR R.; HENDERSON, JOAB D.; KIM, KYU-HYOUN; SABROWSKI, JEFFREY A.; SAETOW, ANUWAT
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 030373/0247 →
Continuity (1)
Related Publication 20140334224A1 · Nov 13, 2014