IP Library Granted Patent US 9,257,669
Granted Patent B2
US 9,257,669 · App. 14/312,709 · Granted Feb 9, 2016

Display panel and method for fabrication thereof

Inventors: Tsung-Ying Ke (Tainan, TW); Kuei-Ning Cheng (Taipei, TW); Chih-Chieh Lin (Changhua County, TW); Yung-Hsiang Lan (New Taipei, TW); Yen-Huei Lai (New Taipei, TW)
Assignee: Au Optronics Corporation
H01L51/5246H01L27/1248H01L27/1259H01L27/3244H01L51/56H01L2227/323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,257,669
App. No.
14/312,709
Granted
Feb 9, 2016
Kind
B2
Abstract

A display panel is provided. The display panel includes a substrate, a pixel array, a peripheral circuit, and a protective layer. The substrate includes a display region and a non-display region. The pixel array is located in the display region of the substrate. The peripheral circuit is located in the non-display region. The protective layer is located in the display region and the non-display region. The peripheral circuit and the pixel array are covered by the protective layer. The protective layer in the non-display region has a plurality of openings, which expose the substrate. The apertures of the openings is between 1 μm and 1 mm, and the spacing between the openings is 10 μm and 1 cm.

Claims (10)

1. A display panel, comprising:

a substrate, comprising a display region and a non-display region;

a pixel array, located in the display region of the substrate;

a peripheral circuit, located in the non-display region; and

a protective layer, located in the display region and the non-display region and covering the peripheral circuit and the pixel array, wherein the protective layer in the non-display region has a plurality of openings to expose the substrate, the aperture of the openings is between 1 μm and 1 mm, and the spacing between the openings is between 10 μm and 1 cm.

2. The display panel as claimed in claim 1 , further comprising:

a supporting substrate, located below the substrate; and

a sealing material layer, located between the substrate and the supporting substrate.

3. The display panel as claimed in claim 1 , wherein the non-display region of the substrate further comprises a driving chip region, and the openings are formed in the protective layer in the driving chip region.

4. The display panel as claimed in claim 3 , further comprising a driving chip, which is located in the driving chip region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2014
From: KE, TSUNG-YING; CHENG, KUEI-NING; LIN, CHIH-CHIEH; LAN, YUNG-HSIANG; LAI, YEN-HUEI
To: AU OPTRONICS CORPORATION
Reel/Frame 033181/0583 →
Priority Claims (1)
TW 103102702 A · Jan 24, 2014 · national
Continuity (1)
Related Publication 20150214503A1 · Jul 30, 2015