IP Library › Granted Patent US 9,277,622
Granted Patent B2
US 9,277,622 · App. 13/763,026 · Granted Mar 1, 2016

Emission control line driver

Inventor: Yang-Wan Kim (Yongin, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H05B37/02G09G3/3233G09G3/3266G09G5/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,277,622
App. No.
13/763,026
Granted
Mar 1, 2016
Kind
B2
Abstract

Each stage of an emission control line driver includes a first transistor connected to a first node, a first power source, and a first output terminal; a second transistor connected to second node, the first output terminal, and a second power source; a third transistor connected to a second input terminal, a first input terminal, and the first node; a fourth transistor connected to the first node, the first power source, and the second node; a first controller connected to the first to third input terminals to supply sampling signal to a second output terminal; and a second controller connected to the second input terminal and a fourth input terminal to control the voltage of the second node. The first controller includes a fifth transistor connected between the first power source and the second output terminal, and to the second controller or the first output terminal via a protection unit.

Claims (70)

1. An emission control line driver, comprising:

a plurality of stages, wherein each of the stages comprises:

a first transistor connected between a first power source and a first output terminal, the first transistor being turned on or off in accordance with a voltage that is applied to a first node;

a second transistor connected between the first output terminal and a second power source, the second transistor being turned on or off in accordance with a voltage that is applied to a second node;

a third transistor connected between a first input terminal and the first node, the third transistor having a gate electrode connected to a second input terminal;

a fourth transistor connected between the first power source and the second node, the fourth transistor having a gate electrode connected to the first node;

a first controller connected to the first input terminal, the second input terminal, and a third input terminal, the first controller to supply a sampling signal to a second output terminal; and

a second controller connected to the second input terminal and a fourth input terminal, the second controller to control the voltage of the second node, wherein the first controller includes a fifth transistor connected between the first power source and the second output terminal, the fifth transistor having a gate electrode connected to the second controller.

2. The emission control line driver according to claim 1 , wherein the first controller further includes:

a sixth transistor connected between the second output terminal and the third input terminal, the sixth transistor having a gate electrode connected to a third node;

a seventh transistor connected between the first input terminal and the third node, the seventh transistor having a gate electrode connected to the second input terminal; and

a capacitor connected between the third node and the second output terminal.

3. The emission control line driver according to claim 1 , wherein the second controller includes:

an eighth transistor connected between the second input terminal and a fourth node, the eighth transistor having a gate electrode connected to the first node;

a ninth transistor connected between the fourth node and the second power source, the ninth transistor having a gate electrode connected to the second input terminal;

a tenth transistor connected between the second node and a fifth node, the tenth transistor having a gate electrode connected to the fourth input terminal;

an eleventh transistor connected between the fifth node and the fourth input terminal, the eleventh transistor having a gate electrode connected to the fourth node; and

a capacitor connected between the fourth node and the fifth node.

4. The emission control line driver according to claim 3 , wherein the fifth transistor has a gate electrode connected to the fourth node.

5. The emission control line driver according to claim 1 , wherein the fifth transistor has a gate electrode connected to the second node.

6. The emission control line driver according to claim 1 , further comprising a first capacitor connected between the third input terminal and the second node.

7. The emission control line driver according to claim 6 , further comprising a second capacitor connected between the first power source and the first node.

8. The emission control line driver according to claim 7 , further comprising another capacitor connected between a gate electrode of the fifth transistor and the first power source.

9. The emission control line driver according to claim 1 , wherein the first input terminal receives a start signal or a sampling signal of a previous stage, the second input terminal receives a first clock signal, the third input terminal receives a second clock signal, and the fourth input terminal receives a third clock signal.

10. The emission control line driver according to claim 9 , wherein the first clock signal, the second clock signal, and the third clock signal do not overlap each other.

11. The emission control line driver according to claim 9 , wherein each of the first clock signal and the second clock signal are set in a period of i (i is a natural number) period, the third clock signal is set in a period of i/2 horizontal periods.

12. The emission control line driver according to claim 11 , wherein the third clock signal is supplied after the first clock signal or the second clock signal is supplied in a horizontal period.

13. The emission control line driver according to claim 1 , further comprising:

a twelfth transistor connected between the first input terminal and the third transistor, the twelfth transistor being turned on when a first control signal is supplied; and

a thirteenth transistor connected between a fifth input terminal and the first controller, the thirteenth transistor being turned on when a second control signal is supplied.

14. The emission control line driver according to claim 13 , wherein the first control signal and the second control signal do not overlap each other.

15. The emission control line driver according to claim 13 , wherein the fifth input terminal receives a start signal or a sampling signal of a next stage.

16. The emission control line driver according to claim 1 , further comprising,

a fourteenth transistor connected between the first node and the second power source, the fourteenth transistor being turned on when a reset signal is supplied.

17. The emission control line driver according to claim 16 , wherein the reset signal is commonly supplied to all of the stages.

18. An emission control line driver, comprising:

a plurality of stages, wherein each of the stages comprises:

a first transistor connected between a first power source and a first output terminal, the first transistor being turned on or off in accordance with a voltage that is applied to a first node;

a second transistor connected between the first output terminal and a second power source, the second transistor being turned on or off in accordance with a voltage that is applied to a second node;

a third transistor connected between a first input terminal and the first node, the third transistor having a gate electrode connected to a second input terminal;

a fourth transistor connected between the first power source and the second node, the fourth transistor having a gate electrode connected to the first node;

a first controller connected to the first input terminal, the second input terminal, and a third input terminal, the first controller to supply sampling signal to a second output terminal; and

a second controller connected to the second input terminal and a fourth input terminal, the second controller to control the voltage of the second node, wherein the first controller includes a fifth transistor connected between the first power source and the second output terminal, the fifth transistor having a gate electrode connected to the first output terminal via a protection unit.

19. The emission control line driver according to claim 18 , wherein the protection unit includes a resistor or a capacitor connected between a gate electrode of the fifth transistor and the first output terminal.

20. The emission control line driver according to claim 18 , wherein the protection unit includes a protection transistor connected between a gate electrode of the fifth transistor and the first output terminal, the protection transistor having a gate electrode connected to the second power source.

21. The emission control line driver according to claim 18 , wherein the protection unit includes at least one diode-connected transistor between a gate electrode of the fifth transistor and the first output terminal.

22. The emission control line driver according to claim 18 , wherein the first controller further comprising:

a sixth transistor connected between the second output terminal and the third input terminal, the sixth transistor having a gate electrode connected to a third node;

a seventh transistor connected between the first input terminal and the third node, the seventh transistor having a gate electrode connected to the second input terminal; and

a capacitor connected between the third node and the second output terminal.

23. The emission control line driver according to claim 18 , wherein the second controller includes:

an eighth transistor connected between the second input terminal and a fourth node, the eighth transistor having a gate electrode connected to the first node;

a ninth transistor connected between the fourth node and the second power source, the ninth transistor having a gate electrode connected to the second input terminal;

a tenth transistor connected between the second node and a fifth node, the tenth transistor having a gate electrode connected to the fourth input terminal;

an eleventh transistor connected between the fifth node and the fourth input terminal, the eleventh transistor having a gate electrode connected to the fourth node; and

a capacitor connected between the fourth node and the fifth node.

24. The emission control line driver according to claim 18 , further comprising a first capacitor connected between the third input terminal and the second node.

25. The emission control line driver according to claim 24 , further comprising a second capacitor connected between the first power source and the first node.

26. The emission control line driver according to claim 25 , further comprising another capacitor connected between a gate electrode of the fifth transistor and the first power source.

27. The emission control line driver according to claim 18 , wherein the first input terminal receives a start signal or a sampling signal of a previous stage, the second input terminal receives a first clock signal, the third input terminal receives a second clock signal, and the fourth input terminal receives a third clock signal.

28. The emission control line driver according to claim 27 , wherein the first clock signal, the second clock signal, and the third clock signal do not overlap each other.

29. The emission control line driver according to claim 27 , wherein each of the first clock signal and the second clock signal are set in a period of i (i is a natural number) period, and the third clock signal is set in a period of i/2 horizontal periods.

30. The emission control line driver according to claim 29 , wherein the third clock signal is supplied after the first clock signal or the second clock signal is supplied in a horizontal period.

31. The emission control line driver according to claim 18 , further comprising:

a twelfth transistor connected between the first input terminal and the third transistor, and turned on when a first control signal is supplied; and

a thirteenth transistor connected between a fifth input terminal and the first controller, and turned on when a second control signal is supplied.

32. The emission control line driver according to claim 31 , wherein the first control signal and the second control signal do not overlap each other.

33. The emission control line driver according to claim 31 , wherein the fifth input terminal receives a start signal or a sampling signal of a next stage.

34. The emission control line driver according to claim 18 , further comprising a fourteenth transistor connected between the first node and the second power source, and turned on when a reset signal is supplied.

35. The emission control line driver according to claim 34 , wherein the reset signal is commonly supplied to all of the stages.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2013
From: KIM, YANG-WAN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029783/0329 →
Priority Claims (1)
KR 10-2012-0118231 · Oct 24, 2012 · national
Continuity (1)
Related Publication 20140111092A1 · Apr 24, 2014