IP Library › Granted Patent US 9,281,409
Granted Patent B2
US 9,281,409 · App. 14/330,444 · Granted Mar 8, 2016

Thin film transistor for integrated circuit

Inventors: Shunpei Yamazaki (Tokyo, JP); Daisuke Matsubayashi (Kanagawa, JP); Yoshiyuki Kobayashi (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78693H01L27/1225H01L29/42384H01L29/7869H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,281,409
App. No.
14/330,444
Granted
Mar 8, 2016
Kind
B2
Abstract

A semiconductor device is provided with a first oxide semiconductor film over an insulating surface; a second oxide semiconductor film over the first oxide semiconductor film; a third oxide semiconductor film in contact with a top surface of the insulating surface, a side surface of the first oxide semiconductor film, and side and top surfaces of the second oxide semiconductor film; a gate insulating film over the third oxide semiconductor film; and a gate electrode in contact with the gate insulating film and faces the top and side surfaces a of the second oxide semiconductor film. A thickness of the first oxide semiconductor film is larger than a sum of a thickness of the third oxide semiconductor film and a thickness of the gate insulating film, and the difference is larger than or equal to 20 nm.

Claims (42)

1. A semiconductor device comprising:

a first oxide semiconductor film over an insulating surface;

a second oxide semiconductor film over the first oxide semiconductor film;

a third oxide semiconductor film in contact with a top surface of the insulating surface, a side surface of the first oxide semiconductor film, a side surface of the second oxide semiconductor film, and a top surface of the second oxide semiconductor film;

a gate insulating film over the third oxide semiconductor film; and

a gate electrode which is in contact with the gate insulating film and faces the top surface and the side surface of the second oxide semiconductor film,

wherein a thickness of the first oxide semiconductor film is larger than a sum of a thickness of the third oxide semiconductor film and a thickness of the gate insulating film, and

wherein a difference between the thickness of the first oxide semiconductor film and the sum of the thickness of the third oxide semiconductor film and the thickness of the gate insulating film is larger than or equal to 20 nm.

2. The semiconductor device according to claim 1 , wherein the difference between the thickness of the first oxide semiconductor film and the sum of the thickness of the third oxide semiconductor film and the thickness of the gate insulating film is larger than or equal to 20 nm and smaller than or equal to 50 nm.

3. The semiconductor device according to claim 1 , wherein a channel width is smaller than or equal to 40 nm.

4. The semiconductor device according to claim 1 , wherein the semiconductor device further comprises a source electrode and a drain electrode each in contact with the top surface of the second oxide semiconductor film and a bottom surface of the third oxide semiconductor film.

5. The semiconductor device according to claim 1 , wherein the semiconductor device further comprises a conductive film below the insulating surface.

6. The semiconductor device according to claim 5 , wherein the conductive film is electrically connected to the gate electrode.

7. The semiconductor device according to claim 1 , wherein the gate insulating film is an insulating film containing at least one of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide.

8. A semiconductor device comprising:

a first oxide semiconductor film provided over a projected portion of an insulating surface comprising a depressed portion and the projected portion;

a second oxide semiconductor film over the first oxide semiconductor film;

a third oxide semiconductor film in contact with a top surface of the insulating surface, a side surface of the first oxide semiconductor film, a side surface of the second oxide semiconductor film, and a top surface of the second oxide semiconductor film;

a gate insulating film over the third oxide semiconductor film; and

a gate electrode which is in contact with the gate insulating film and faces the top surface and the side surface of the second oxide semiconductor film,

wherein a sum of a height of the projected portion of the insulating surface and a thickness of the first oxide semiconductor film is larger than a sum of a thickness of the third oxide semiconductor film and a thickness of the gate insulating film, and

wherein a difference between the sum of the height of the projected portion of the insulating surface and the thickness of the first oxide semiconductor film and the sum of the thickness of the third oxide semiconductor film and the thickness of the gate insulating film is larger than or equal to 20 nm.

9. The semiconductor device according to claim 8 , wherein the difference between the thickness of the first oxide semiconductor film and the sum of the thickness of the third oxide semiconductor film and the thickness of the gate insulating film is larger than or equal to 20 nm and smaller than or equal to 50 nm.

10. The semiconductor device according to claim 8 , wherein a channel width is smaller than or equal to 40 nm.

11. The semiconductor device according to claim 8 , wherein the semiconductor device further comprises a source electrode and a drain electrode each in contact with the top surface of the second oxide semiconductor film and a bottom surface of the third oxide semiconductor film.

12. The semiconductor device according to claim 8 , wherein the semiconductor device further comprises a conductive film below the insulating surface.

13. The semiconductor device according to claim 12 , wherein the conductive film is electrically connected to the gate electrode.

14. The semiconductor device according to claim 8 , wherein the gate insulating film is an insulating film containing at least one of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide.

15. A semiconductor device comprising:

a first oxide semiconductor film over an insulating surface;

a second oxide semiconductor film over the first oxide semiconductor film;

a third oxide semiconductor film in contact with a top surface of the insulating surface, a side surface of the first oxide semiconductor film, a side surface of the second oxide semiconductor film, and a top surface of the second oxide semiconductor film;

a gate insulating film over the third oxide semiconductor film; and

a gate electrode which is in contact with the gate insulating film,

wherein a thickness of the first oxide semiconductor film is larger than a sum of a thickness of the third oxide semiconductor film and a thickness of the gate insulating film, and

wherein a difference between the thickness of the first oxide semiconductor film and the sum of the thickness of the third oxide semiconductor film and the thickness of the gate insulating film is larger than or equal to 20 nm.

16. The semiconductor device according to claim 15 , wherein the difference between the thickness of the first oxide semiconductor film and the sum of the thickness of the third oxide semiconductor film and the thickness of the gate insulating film is larger than or equal to 20 nm and smaller than or equal to 50 nm.

17. The semiconductor device according to claim 15 , wherein a channel width is smaller than or equal to 40 nm.

18. The semiconductor device according to claim 15 , wherein the semiconductor device further comprises a source electrode and a drain electrode each in contact with the top surface of the second oxide semiconductor film and a bottom surface of the third oxide semiconductor film.

19. The semiconductor device according to claim 15 , wherein the semiconductor device further comprises a conductive film below the insulating surface.

20. The semiconductor device according to claim 19 , wherein the conductive film is electrically connected to the gate electrode.

21. The semiconductor device according to claim 15 , wherein the gate insulating film is an insulating film containing at least one of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2014
From: YAMAZAKI, SHUNPEI; MATSUBAYASHI, DAISUKE; KOBAYASHI, YOSHIYUKI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 033306/0088 →
Priority Claims (1)
JP 2013-147332 · Jul 16, 2013 · national
Continuity (1)
Related Publication 20150021596A1 · Jan 22, 2015