IP Library Granted Patent US 9,287,400
Granted Patent B2
US 9,287,400 · App. 13/587,361 · Granted Mar 15, 2016

Semiconductor device and method for manufacturing the same

Inventors: Toshiaki Iwamatsu (Tokyo, JP); Takashi Terada (Tokyo, JP); Hirofumi Shinohara (Tokyo, JP); Kozo Ishikawa (Hyogo, JP); Ryuta Tsuchiya (Tokyo, JP); Kiyoshi Hayashi (Tokyo, JP)
Assignee: RENESAS ELECTRONICS CORPORATION
H01L29/785H01L29/66795H01L21/26586
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,287,400
App. No.
13/587,361
Granted
Mar 15, 2016
Kind
B2
Abstract

An object of the present invention is to provide a semiconductor device having a fin-type transistor that is excellent in characteristics by forming a fin-shaped semiconductor portion and a gate electrode with high precision or by making improvement regarding variations in characteristics among elements. The present invention is a semiconductor device including a fin-shaped semiconductor portion having a source region formed on one side thereof and a drain region formed on the other side thereof, and a gate electrode formed between the source region and the drain region to surround the fin-shaped semiconductor portion with a gate insulating film interposed therebetween. One solution for solving the problem according to the invention is that the gate electrode uses a metal material or a silicide material that is wet etchable.

Claims (24)

1. A method for manufacturing a semiconductor device including a fin-shaped semiconductor portion having a source region formed on one side thereof and a drain region formed on other side thereof, and a gate electrode formed between said source region and said drain region to surround said fin-shaped semiconductor portion with a gate insulating film interposed therebetween, the method for manufacturing a semiconductor device comprising the steps of:

forming an insulating film on a semiconductor layer and further forming a film of amorphous silicon;

patterning said amorphous silicon in a predetermined shape and performing a short-time thermal treatment on said amorphous silicon to crystallize said amorphous silicon;

forming a sidewall on a side face of said amorphous silicon crystallized;

sequentially etching said insulating film and said semiconductor layer, using as a mask said sidewall from which said amorphous silicon is removed, to form said fin-shaped semiconductor portion;

forming a first dummy pattern upon forming said fin-shaped semiconductor portion; and

forming a second dummy pattern upon forming said gate electrode,

wherein said first dummy pattern is positioned under said second dummy pattern,

said first dummy pattern is separated from said fin-shaped semiconductor portion,

said second dummy pattern is separated from said gate electrode, and

said second dummy pattern does not overlap said first dummy pattern.

2. A method for manufacturing a semiconductor device including a fin-shaped semiconductor portion having a source region formed on one side thereof and a drain region formed on other side thereof, and a gate electrode formed between said source region and said drain region to surround said fin-shaped semiconductor portion with a gate insulating film interposed therebetween, the method for manufacturing a semiconductor device comprising the steps of:

forming an insulating film on a semiconductor layer and further forming a film of amorphous silicon;

reducing unevenness of a surface of said amorphous silicon;

patterning said amorphous silicon having the surface with reduced unevenness in a predetermined shape;

forming a sidewall on a side face of said amorphous silicon patterned;

sequentially etching said insulating film and said semiconductor layer, using as a mask said sidewall from which said amorphous silicon is removed, to form said fin-shaped semiconductor portion;

forming a first dummy pattern upon forming said fin-shaped semiconductor portion; and

forming a second dummy pattern upon forming said gate electrode,

wherein said first dummy pattern is positioned under said second dummy pattern,

said first dummy pattern is separated from said fin-shaped semiconductor portion,

said second dummy pattern is separated from said gate electrode, and

said second dummy pattern does not overlap said first dummy pattern.

3. The method for manufacturing a semiconductor device according to claim 2 , wherein said step of reducing unevenness of the surface of said amorphous silicon sacrificially oxidizes the surface of said amorphous silicon and thereafter removes an oxidized film in question to reduce the unevenness.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (1)
JP 2007-273679 · Oct 22, 2007 · national
Continuity (2)
Division 12253563 · Oct 17, 2008
Related Publication 20120309157A1 · Dec 6, 2012