IP Library › Granted Patent US 9,318,850
Granted Patent B2
US 9,318,850 · App. 14/286,494 · Granted Apr 19, 2016

Shielding a connector to reduce interference

Inventors: Xiang Li (Portland, OR); Hao-Han Hsu (Portland, OR); Yun Ling (Portland, OR); Gong Ouyang (Olympia, WA); Kai Xiao (University Place, WA); Jiangqi He (Mesa, AZ); Lu-Vong T. Phan (DuPont, WA); Wei Xu (Chandler, AZ)
Assignee: Intel Corporation
H01R13/6598H01R12/721H01R43/18H05K3/284H05K3/36Y10T29/49128
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,318,850
App. No.
14/286,494
Granted
Apr 19, 2016
Kind
B2
Abstract

In an embodiment, a connector such as an edge connector includes a connector housing, a first set of pins configured within the housing and having first ends to couple to corresponding signal lines of a first circuit board and second ends to couple to corresponding signal lines of a mating connector of a second circuit board, and a conductive material adapted to the housing to reduce interference caused by one or more sources of interference. Other embodiments are described and claimed.

Claims (27)

1. An edge connector comprising:

a connector housing formed of a non-conductive material;

a socket portion included in the connector housing having a first set of pins included within the connector housing and having first ends to couple to corresponding signal lines of a first circuit board and second ends to couple to corresponding signal lines of a mating edge connector of a second circuit board; and

at least one conductive shield embedded within the connector housing to reduce interference caused by one or more sources of interference.

2. The edge connector of claim 1 , further comprising a metal coating applied to an exterior of the connector housing.

3. The edge connector of claim 1 , wherein the at least one conductive shield comprises:

a first mesh embedded within the connector housing adjacent to a first side of the socket portion; and

a second mesh embedded within the connector housing adjacent to a second side of the socket portion.

4. The edge connector of claim 1 , wherein the at least one conductive shield comprises a plurality of meshes each embedded around one of the first set of pins.

5. The edge connector of claim 1 , wherein the at least one conductive shield is coupled to one or more retention pins of the edge connector, the one or more retention pins to couple to a ground plane of the first circuit board.

6. The edge connector of claim 1 , wherein the edge connector comprises a riser connector.

7. The edge connector of claim 1 , wherein the edge connector comprises a dual in-line memory module (DIMM) connector.

8. The edge connector of claim 1 , wherein the first circuit board comprises a baseboard having a voltage regulator to couple in close proximity to the edge connector, the voltage regulator comprising at least one of the one or more sources of interference, the interference comprising electromagnetic interference.

9. An apparatus comprising:

a connector coupled to a first circuit board and a second circuit board, the connector including a first plurality of pins to enable signal interconnection and a second plurality of pins to enable ground interconnection; and

a shield located about the connector to shield the first plurality of pins from one or more sources of interference, wherein the shield comprises a plurality of openings, each of the plurality of openings including one of a plurality of fingers integrated into the shield and positioned to contact a corresponding one of the second plurality of pins, the second plurality of pins coupled to a ground plane of at least one of the first and second circuit boards.

10. The apparatus of claim 9 , wherein the connector comprises an edge connector and the first circuit board comprises a motherboard.

11. The apparatus of claim 10 , wherein the edge connector comprises a memory module connector, and the second circuit board comprises a memory module circuit board.

12. The apparatus of claim 9 , further comprising a metal coating applied about an exterior of the connector.

13. The apparatus of claim 9 , wherein the shield comprises at least one mesh configured within the connector.

14. The apparatus of claim 13 , wherein the at least one mesh comprises a plurality of meshes, each of which is to house at least one of the first plurality of pins.

15. A system comprising:

a first circuit board;

a connector coupled to the first circuit board, the connector associated with a conductive shield to shield pins of the connector from a source of interference, the conductive shield comprising a frame structure positioned about a terminal end of the connector to substantially surround the pins of the connector, wherein the frame structure comprises a plurality of openings, each of the plurality of openings including one of a plurality of fingers integrated into the frame structure and each coupled to one of the pins of the connector, wherein each of the pins of the connector coupled to one of the plurality of fingers is coupled to a ground plane of the first circuit board;

a second circuit board coupled to the connector, the connector to interconnect the first circuit board to the second circuit board; and

a voltage regulator coupled to the first circuit board, wherein the voltage regulator is located in close proximity to the connector and comprises at least one source of interference.

16. The system of claim 15 , further comprising a conductive coating adapted about an exterior of the connector.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 10, 2014
From: LI, XIANG; HSU, HAO-HAN; LING, YUN; OUYANG, GONG; XIAO, KAI; HE, JIANGQI; PHAN, LU-VONG T.; XU, WEI
To: INTEL CORPORATION
Reel/Frame 033068/0883 →
Continuity (1)
Related Publication 20150340817A1 · Nov 26, 2015