IP Library Granted Patent US 9,337,343
Granted Patent B2
US 9,337,343 · App. 14/185,221 · Granted May 10, 2016

Semiconductor device, driver circuit, and display device

Inventors: Shunpei Yamazaki (Setagaya, JP); Hiroyuki Miyake (Atsugi, JP); Kouhei Toyotaka (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869G09G3/3677G11C19/28H01L27/1225G09G2310/0286G09G2310/0291
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,337,343
App. No.
14/185,221
Granted
May 10, 2016
Kind
B2
Abstract

To provide a semiconductor device having a high aperture ratio and including a capacitor with a high charge capacitance. To provide a semiconductor device with a narrow bezel. A transistor over a substrate; a first conductive film over a surface over which a gate electrode of the transistor is provided; a second conductive film over a surface over which a pair of electrodes of the transistor is provided; and a first light-transmitting conductive film electrically connected to the first conductive film and the second conductive film are included. The second conductive film overlaps the first conductive film with a gate insulating film of the transistor laid between the second conductive film and the first conductive film.

Claims (36)

1. A driver circuit comprising:

m pairs of shift register unit and demultiplexer circuit electrically connected to the shift register unit; and

n signal lines,

wherein m is a natural number of three or more,

wherein n is a natural number of four or more,

wherein the shift register unit is electrically connected to k signal lines,

wherein k is a natural number ranging from one to (n−1),

wherein the demultiplexer circuit is electrically connected to l signal lines,

wherein l is a natural number ranging from one to (n−3),

wherein an output of (m+1)th demultiplexer circuit is input to m-th shift register unit, and

wherein an output of (m−1)th demultiplexer circuit is input to the m-th shift register unit.

2. The driver circuit according to claim 1 ,

wherein the shift register unit comprises a transistor including an oxide semiconductor.

3. A display device comprising the driver circuit according to claim 1 .

4. An electronic device comprising the display device according to claim 3 .

5. A driver circuit comprising:

a first shift register unit;

a second shift register unit;

a third shift register unit;

a first demultiplexer circuit electrically connected to the first shift register unit and the second shift register unit;

a second demultiplexer circuit electrically connected to the first shift register unit, the second shift register unit, and the third shift register unit;

a third demultiplexer circuit electrically connected to the second shift register unit and the third shift register unit; and

n signal lines,

wherein n is a natural number of four or more,

wherein the first shift register unit, the second shift register unit, and the third shift register unit are electrically connected to k signal lines,

wherein k is a natural number ranging from one to (n−1),

wherein the first demultiplexer circuit, the second demultiplexer circuit, and the third demultiplexer circuit are electrically connected to l signal lines,

wherein l is a natural number ranging from one to (n−3),

wherein one of outputs of the first demultiplexer circuit is input to the second shift register unit, and

wherein one of outputs of the third demultiplexer circuit is input to the second shift register unit.

6. The driver circuit according to claim 5 ,

wherein k is a natural number of two or more.

7. The driver circuit according to claim 5 ,

wherein at least one of the first shift register unit, the second shift register unit, and the third shift register unit comprises a transistor including an oxide semiconductor.

8. A display device comprising the driver circuit according to claim 5 .

9. An electronic device comprising the display device according to claim 8 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2014
From: YAMAZAKI, SHUNPEI; MIYAKE, HIROYUKI; TOYOTAKA, KOUHEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 032256/0972 →
Priority Claims (3)
JP 2013-036791 · Feb 27, 2013 · national
JP 2013-187853 · Sep 11, 2013 · national
JP 2013-248897 · Dec 2, 2013 · national
Continuity (1)
Related Publication 20140241487A1 · Aug 28, 2014