IP Library › Granted Patent US 9,355,780
Granted Patent B2
US 9,355,780 · App. 13/928,163 · Granted May 31, 2016

Multilayer ceramic capacitor, and circuit board having multilayer ceramic capacitor embedded therein

Inventors: Deok Seok Oh (Gyunggi-do, KR); Jung Hyun Jeon (Gyunggi-do, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H01G4/30B24B31/0218H01G4/12H01G4/232Y10T29/43
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,355,780
App. No.
13/928,163
Granted
May 31, 2016
Kind
B2
Abstract

There are provided multilayer ceramic capacitor, a manufacturing method therefor, a circuit board having a multilayer ceramic capacitor embedded therein, and a polishing device for a multilayer ceramic capacitor.

Claims (20)

1. A multilayer ceramic capacitor comprising:

a 1005-sized ceramic body including a dielectric layer and a cover layer;

first and second internal electrodes disposed to face each other, while having the dielectric layer interposed therebetween; and

a first external electrode electrically connected to the first internal electrode and a second external electrode electrically connected to the second internal electrode,

wherein in a length-thickness (L-T) cross-section of the ceramic body, in the case in which a square is defined as including sides parallel to a central portion of a first main surface of the ceramic body, and vertices disposed in a diagonal direction on outer surfaces of the ceramic body, the sides having a length of 30 μm, when an area of a region of the square not occupied by the ceramic body is defined as A-out and a thickness of the cover layer is defined as t, the following Equations are satisfied: 9 μm 2 ≦A-out and A-out/t≦3.7 μm.

2. The multilayer ceramic capacitor of claim 1 , wherein the ceramic body has a thickness of 0.09 mm or less after firing.

3. The multilayer ceramic capacitor of claim 1 , wherein the cover layer includes upper and lower cover layers, and the thickness t of the cover layer is an average of thicknesses of the upper and lower cover layers.

4. A circuit board having a multilayer ceramic capacitor embedded therein, the circuit board comprising:

a circuit board part provided with a groove for receiving an electronic component; and

a multilayer ceramic capacitor including a 1005-sized ceramic body including a dielectric layer and a cover layer; first and second internal electrodes disposed to face each other, while having the dielectric layer interposed therebetween; and a first external electrode electrically connected to the first internal electrode and a second external electrode electrically connected to the second internal electrode, and disposed in the groove,

wherein in a length-thickness (L-T) cross-section of the ceramic body, in the case in which a square is defined as including sides parallel to a central portion of a first main surface of the ceramic body, and vertices disposed in a diagonal direction on outer surfaces of the ceramic body, the sides having a length of 30 μm, when an area of a region of the square not occupied by the ceramic body is defined as A-out and a thickness of the cover layer is defined as t, the following Equations are satisfied: 9 μm 2 ≦A-out and A-out/t≦3.7 μm.

5. A manufacturing method for a multilayer ceramic capacitor, the manufacturing method comprising:

preparing ceramic green sheets;

forming internal electrode patterns on the ceramic green sheets using a conductive paste for an internal electrode;

forming a 1005-sized ceramic body including first and second internal electrodes disposed to face each other, a dielectric layer, and a cover layer therein, by stacking the ceramic green sheets having the internal electrode patterns formed thereon and the ceramic green sheets having no internal electrode patterns formed thereon, and then firing the stacked ceramic green sheets;

polishing edges of the ceramic body; and

forming a first external electrode electrically connected to the first internal electrode and a second external electrode electrically connected to the second internal electrode,

wherein in a length-thickness (L-T) cross-section of the ceramic body, in the case in which a square is defined as including sides parallel to a central portion of a first main surface of the ceramic body, and vertices disposed in a diagonal direction on outer surfaces of the ceramic body, the sides having a length of 30 μm, when an area of a region of the square not occupied by the ceramic body is defined as A-out and a thickness of the cover layer is defined as t, the following Equations are satisfied: 9 μm 2 ≦A-out and A-out/t≦3.7 μm.

6. The manufacturing method of claim 5 , wherein the ceramic body has a thickness of 0.09 mm or less after firing.

7. The manufacturing method of claim 5 , wherein the cover layer includes upper and lower cover layers, and the thickness t of the cover layers is an average of thicknesses of the upper and lower cover layers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2013
From: OH, DEOK SEOK; JEON, JUNG HYUN
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 030693/0712 →
Priority Claims (1)
KR 10-2013-0009881 · Jan 29, 2013 · national
Continuity (1)
Related Publication 20140209363A1 · Jul 31, 2014