IP Library › Granted Patent US 9,368,613
Granted Patent B2
US 9,368,613 · App. 14/531,326 · Granted Jun 14, 2016

Semiconductor device and method for manufacturing semiconductor device

Inventor: Tatsuya Naito (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L29/7808H01L21/02532H01L21/02595H01L21/26513H01L29/0619H01L29/402H01L29/66712H01L29/7395H01L29/7811H01L29/0692H01L29/0696H01L29/66106H01L29/66121H01L29/861H01L29/866
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,368,613
App. No.
14/531,326
Granted
Jun 14, 2016
Kind
B2
Abstract

A protective diode has a basic structure including an n + layer, an n − layer, a p + layer, and an n − layer in this order. A p-type layer forming the protective diode is the p + layer with high impurity concentration. Therefore, the spreading of a depletion layer is suppressed and it is possible to reduce the area of the protective diode. In addition, phosphorus ions with a large diffusion coefficient are implanted to form the n − layer with low impurity concentration in the polysilicon layer forming the protective diode. A heat treatment is performed at a temperature of 1000° C. or higher to diffuse the phosphorus ions implanted into the polysilicon layer. Therefore, the impurity profile of the n − layer in the depth direction can be uniformized in the depth direction.

Claims (16)

1. A method for manufacturing the semiconductor device, comprising:

forming a polysilicon layer on an insulating film;

implanting phosphorus ions into the polysilicon layer and performing a first heat treatment to form a first-conductivity-type semiconductor layer; and

selectively implanting boron ions and arsenic ions into regions of the first-conductivity-type semiconductor layer so as to form separated, different implanted regions and performing a second heat treatment of the separated, different implanted regions to form a plurality of third semiconductor regions and a plurality of first semiconductor regions, which reach the insulating film through the first-conductivity-type semiconductor layer in a depth direction and have a higher impurity concentration than the first-conductivity-type semiconductor layer, the plurality of third semiconductor regions and the plurality of first semiconductor regions being separated from each other by regions of the first-conductivity-type semiconductor layer that are not implanted with the boron ions and the arsenic ions,

wherein an end of the polysilicon layer comprises a first semiconductor region among the plurality of first semiconductor regions.

2. The method for manufacturing the semiconductor device according to claim 1 ,

wherein the first-conductivity-type semiconductor layer has a substantially constant impurity concentration in a thickness direction.

3. The method for manufacturing the semiconductor device according to claim 1 ,

wherein selectively implanting boron ions and arsenic ions comprises:

implanting the boron ions, using a first mask formed on the first-conductivity-type semiconductor layer, to form the plurality of third semiconductor regions; and

implanting the arsenic ions, using a second mask formed on the first-conductivity-type semiconductor layer, to form the plurality of first semiconductor regions, and

the width of a portion of the first-conductivity-type semiconductor layer covered by both the first mask and the second mask is equal to or greater than 1.2 μm and equal to or less than 1.8 μm.

4. The method for manufacturing the semiconductor device according to claim 1 ,

wherein, in the implantation of the phosphorus ions, the phosphorus ions are implanted with a dose that is equal to or greater than 2×10 14 cm −2 and equal to or less than 6×10 14 cm −2 .

5. The method for manufacturing the semiconductor device according to claim 1 ,

wherein the first heat treatment is performed at a temperature in a range of 1000° C. to 1200° C.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 3, 2014
From: NAITO, TATSUYA
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 034091/0753 →
Priority Claims (2)
JP 2012-246017 · Nov 8, 2012 · national
JP 2013-213270 · Oct 11, 2013 · national
Continuity (2)
Continuation PCTJP2013080301 · Nov 8, 2013
Related Publication 20150048450A1 · Feb 19, 2015