IP Library Granted Patent US 9,371,224
Granted Patent B2
US 9,371,224 · App. 14/411,931 · Granted Jun 21, 2016

Silicon etching method

Inventor: Jiale Su (Jiangsu, CN)
Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.
B81C1/00396B81C1/00626H01L21/3086B81B2203/033B81C2201/0132
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,371,224
App. No.
14/411,931
Granted
Jun 21, 2016
Kind
B2
Abstract

A silicon etching method of etching a silicon substrate to form silicon trenches having different width dimensions includes: S 1 , providing a silicon substrate; S 2 , depositing a mask layer on the silicon substrate; S 3 , corroding the mask layer to form windows having different width dimensions, wherein a mask layer having a certain thickness is reserved at least at a bottom portion of a window having a non-minimum width dimension, such that all the silicon trenches have the same depth after step S 4 ; and S 4 , corroding the mask layer at the bottom portion of the window and the silicon substrate to form the silicon trenches. The mask layer having a certain thickness is reserved at the bottom portion of the window having the non-minimum width dimension, a relatively large window is protected, and a relatively small window is etched first, so that the finally obtained silicon trenches have the same depth.

Claims (20)

1. A silicon etching method of etching a silicon substrate to form silicon trenches having different width dimensions, comprising:

S 1 , providing a silicon substrate;

S 2 , depositing a mask layer on the silicon substrate;

S 3 , corroding the mask layer to form windows in the mask layer having different width dimensions, wherein a mask layer having a certain thickness is reserved at least at a bottom portion of a window having a non-minimum width dimension, such that all the silicon trenches have the same depth after step S 4 ; and

S 4 , corroding the mask layer at the bottom portion of the window and the silicon substrate to form the silicon trenches;

wherein in the step S 3 , the mask layers having certain thicknesses are reserved at the bottom portions of all the windows, and the larger the size of the window is, the thicker the mask layer is reserved at the bottom portion of the window;

wherein the relationship between a size of the window and a corrosion rate of the silicon substrate is defined by:

T SiO2 =( D 1 − D 2 ) *E SiO2 / E Si

 where T SiO2 is a thickness of the silicon dioxide, D 1 and D 2 are the depths of the silicon trenches, E SiO2 is the corrosion rate of the silicon dioxide, and E Si is the corrosion rate of the silicon substrate.

2. The silicon etching method according to claim 1 , wherein the mask layer is made of silicon dioxide, silicon nitride or photoresist.

3. The silicon etching method according to claim 1 , wherein in the step S 4 , the mask layer at the bottom portion of the window and the silicon substrate are corroded using a deep reactive ion etching method.

4. The silicon etching method according to claim 1 , wherein in the step S 4 , the mask layer at the bottom portion of the window and the silicon substrate are corroded using a fluorine-based gas.

5. The silicon etching method according to claim 4 , wherein prior to the step S 1 , the method further comprises: cleaning the silicon substrate.

6. The silicon etching method according to claim 5 , wherein the silicon substrate is cleaned using an RCA standard cleaning method.

7. The silicon etching method according to claim 1 , wherein in the step S 4 , the mask layer at the bottom portion of the window and the silicon substrate are corroded using a chlorine-based gas.

8. The silicon etching method according to claim 7 , wherein prior to the step S 1 , the method further comprises: cleaning the silicon substrate.

9. The silicon etching method according to claim 8 , wherein the silicon substrate is cleaned using an RCA standard cleaning method.

10. The silicon etching method according to claim 1 , wherein prior to the step S 1 , the method further comprises: cleaning the silicon substrate.

11. The silicon etching method according to claim 10 , wherein the silicon substrate is cleaned using an RCA standard cleaning method.

12. The silicon etching method according to claim 1 , wherein in the step S 3 , the silicon substrate at the bottom portion of a minimum window is exposed, and the mask layers having certain thicknesses are reserved at the bottom portion of all the other windows, and the larger the window is, the thicker the mask layer is reserved at the bottom portion of the window.

Assignments (2)
MERGER Recorded Apr 29, 2019
From: CSMC TECHNOLOGIES FAB1 CO., LTD.
To: CSMC TECHNOLOGIES FAB2 CO., LTD.
Reel/Frame 049018/0616 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2014
From: SU, JIALE
To: CSMC TECHNOLOGIES FAB1 CO., LTD.
Reel/Frame 034597/0978 →
Priority Claims (1)
CN 2012 1 0346875 · Sep 18, 2012 · national
Continuity (1)
Related Publication 20150140823A1 · May 21, 2015