IP Library › Granted Patent US 9,383,403
Granted Patent B2
US 9,383,403 · App. 13/785,284 · Granted Jul 5, 2016

TSVs connected to ground and combined stimulus and testing leads

Inventors: Lee D. Whetsel (Parker, TX); Baher S. Haroun (Allen, TX)
Assignee: Texas Instruments Incorporated
G01R31/26G01R31/318505G01R31/318577
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,383,403
App. No.
13/785,284
Granted
Jul 5, 2016
Kind
B2
Abstract

This disclosure describes a novel method and apparatus for testing TSVs within a semiconductor device. According to embodiments illustrated and described in the disclosure, a TSV may be tested by stimulating and measuring a response from a first end of a TSV while the second end of the TSV held at ground potential. Multiple TSVs within the semiconductor device may be tested in parallel to reduce the TSV testing time according to the disclosure.

Claims (4)

1. A semiconductor apparatus comprising:

A. plural test circuits connected in series between a scan input and a scan output, each test circuit including a control input to each test circuit of the plural test circuits, a voltage reference input to each test circuit of the plural test circuits, and a combined test stimulus and response lead; and

B. a through silicon via associated with each test circuit, each through silicon via having a first end connected to the combined stimulus and response signal lead of a respective one of the test circuits and a second end connected to a grounding means, wherein the combined stimulus and response lead of the respective one of the test circuits is enabled to stimulate the first end of the through silicon via associated with each test circuit with a current or voltage and receive a response of the through silicon via associated with each test circuit.

2. The semiconductor apparatus of claim 1 in which the voltage reference input is a variable voltage reference input.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2013
From: WHETSEL, LEE D.; HAROUN, BAHER S.
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 029923/0530 →
Continuity (3)
Provisional Application 61670793 · Jul 12, 2012
Provisional Application 61613235 · Mar 20, 2012
Related Publication 20130249590A1 · Sep 26, 2013