IP Library Granted Patent US 9,412,799
Granted Patent B2
US 9,412,799 · App. 14/228,098 · Granted Aug 9, 2016

Display driver circuitry for liquid crystal displays with semiconducting-oxide thin-film transistors

Inventors: Shih Chang Chang (Cupertino, CA); Ming-Chin Hung (Cupertino, CA); Cheng-Ho Yu (Cupertino, CA); Ting-Kuo Chang (Cupertino, CA); Kyung-Wook Kim (Cupertino, CA); Chun-Yao Huang (Cupertino, CA); Szu-Hsien Lee (Cupertino, CA); Yu-Cheng Chen (San Jose, CA); Hiroshi Osawa (Sunnyvale, CA)
Assignee: Apple Inc.
H01L27/3262G02F1/1368G09G3/3225G09G3/3611G09G3/3677H01L27/1222H01L27/1225H01L27/1251H01L27/1255G02F1/13624G02F2001/13685G02F2202/104G09G2320/043
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,412,799
App. No.
14/228,098
Granted
Aug 9, 2016
Kind
B2
Abstract

An electronic device may include a display having an array of display pixels on a substrate. The display pixels may be organic light-emitting diode display pixels or display pixels in a liquid crystal display. In an organic light-emitting diode display, hybrid thin-film transistor structures may be formed that include semiconducting oxide thin-film transistors, silicon thin-film transistors, and capacitor structures. The capacitor structures may overlap the semiconducting oxide thin-film transistors. Organic light-emitting diode display pixels may have combinations of oxide and silicon transistors. In a liquid crystal display, display driver circuitry may include silicon thin-film transistor circuitry and display pixels may be based on oxide thin-film transistors. A single layer or two different layers of gate metal may be used in forming silicon transistor gates and oxide transistor gates. A silicon transistor may have a gate that overlaps a floating gate structure.

Claims (19)

1. A display, comprising:

a substrate;

an array of display pixel circuits on the substrate; and

display driver circuitry that drives gate line signals into the array of display pixel circuits, wherein the display driver circuitry includes level shifter circuitry, a shift register coupled to the level shifter circuitry, and buffer circuitry coupled to the level shifter circuitry, wherein the shift register supplies signals with a first voltage swing, wherein the level shifter circuitry adjusts the first voltage swing to a second voltage swing, and wherein the buffer circuitry receives the signals from the shift register with the first voltage swing and receives signals from the level shifter circuitry with the second voltage swing.

2. The display defined in claim 1 wherein the array of display pixel circuits includes semiconducting oxide thin-film transistor circuitry.

3. The display defined in claim 2 wherein the display driver circuitry includes a silicon thin-film transistor formed on the substrate.

4. The display defined in claim 3 wherein the display driver circuitry includes gate driver circuitry and wherein the level shifter circuitry forms part of the gate driver circuitry.

5. The display defined in claim 4 wherein the buffer circuitry produces the gate line signals.

6. A display, comprising:

a substrate;

an array of display pixel circuits on the substrate, wherein the display pixel circuits include semiconducting oxide thin-film transistors; and

display driver circuitry formed from silicon thin-film transistors on the substrate, wherein the display driver circuitry includes gate driver circuitry and wherein the gate driver circuitry includes level shifter circuitry, a shift register coupled to the level shifter circuitry, and buffer circuitry coupled to the level shifter circuitry, wherein the shift register supplies signals with a first voltage swing, wherein the level shifter circuitry adjusts the first voltage swing to a second voltage swing, and wherein the buffer circuitry receives the signals from the shift register with the first voltage swing and receives signals from the level shifter circuitry with the second voltage swing.

7. The display defined in claim 6 wherein the gate driver circuitry drives gate line signals into the array of display pixel circuits.

8. The display defined in claim 7 wherein the semiconducting oxide thin-film transistors each have a semiconducting-oxide channel region and wherein the silicon thin-film transistors each have a polysilicon channel region.

9. A display, comprising:

an array of semiconducting-oxide thin-film transistor display pixel circuits on a substrate; and

silicon thin-film transistor gate driver circuitry on the substrate that includes buffer circuitry, a level shifter, and shift register circuitry coupled to the level shifter, wherein the level shifter receives signals with a first voltage swing from the shift register circuitry and adjusts the first voltage swing to a second voltage swing, wherein the buffer circuitry receives the signals from the shift register circuitry with the first voltage swing and receives signals from the level shifter with the second voltage swing, and wherein the silicon thin-film transistor gate driver circuitry controls the array of semiconducting-oxide thin-film transistor display pixel circuits.

10. The display defined in claim 9 wherein the silicon thin-film transistor circuitry includes silicon thin-film transistors each having a polysilicon channel region.

11. The display defined in claim 10 wherein the buffer circuitry provides gate line signals to the array of semiconducting-oxide thin-film transistor display pixel circuits.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF INVENTOR, MING-CHIN HUNG'S ASSIGNMENT PREVIOUSLY RECORDED ON REEL 032551 FRAME 0740. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 16, 2014
From: CHANG, SHIH CHANG; HUNG, MING-CHIN; YU, CHENG-HO; CHANG, TING-KUO; KIM, KYUNG-WOOK; HUANG, CHUN-YAO; LEE, SZU-HSIEN; CHEN, YU-CHENG
To: APPLE INC.
Reel/Frame 032912/0291 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2014
From: CHANG, SHIH CHANG; HUNG, MING-CHIN; YU, CHENG-HO; CHANG, TING-KUO; KIM, KYUNG-WOOK; HUANG, CHUN-YAO; LEE, SZU-HSIEN; CHEN, YU-CHENG; OSAWA, HIROSHI
To: APPLE INC.
Reel/Frame 032551/0740 →
Continuity (2)
Provisional Application 61869937 · Aug 26, 2013
Related Publication 20150054799A1 · Feb 26, 2015