IP Library › Granted Patent US 9,418,891
Granted Patent B2
US 9,418,891 · App. 14/962,908 · Granted Aug 16, 2016

Method for fabricating semiconductor device including silicon-containing layer and metal-containing layer, and conductive structure of the same

Inventors: Kyong-Bong Rouh (Gyeonggi-do, KR); Shang-Koon Na (Gyeonggi-do, KR); Yong-Seok Eun (Gyeonggi-do, KR); Su-Ho Kim (Gyeonggi-do, KR); Tae-Han Kim (Gyeonggi-do, KR); Mi-Ri Lee (Gyeonggi-do, KR)
Assignee: SK Hynix Inc.
H01L21/76841H01L21/283H01L21/28061H01L21/32136H01L21/32137H01L21/32139H01L21/76895H01L27/10885H01L27/10888H01L29/4941H01L27/10876
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,418,891
App. No.
14/962,908
Granted
Aug 16, 2016
Kind
B2
Abstract

A method for fabricating a semiconductor device includes forming a silicon-containing layer; forming a metal-containing layer over the silicon-containing layer; forming an undercut prevention layer between the silicon containing layer and the metal containing layer; etching the metal-containing layer; and forming a conductive structure by etching the undercut prevention layer and the silicon-containing layer.

Claims (17)

1. A method for fabricating a semiconductor device, comprising:

forming an interlayer dielectric layer over a semiconductor substrate;

forming a contact hole by etching the interlayer dielectric layer;

forming a preliminary plug filling the contact hole, wherein the preliminary plug includes a silicon-containing layer;

selectively etching back the silicon-containing layer; and

forming an undercut prevention layer formed over the etched back silicon-containing layer;

forming a metal-containing layer over the interlayer dielectric layer including the preliminary plug; and

forming a bit line and a bit line contact plug by etching the metal-containing layer and the preliminary plug.

2. The method of claim 1 , wherein the undercut prevention layer comprises chemical species for controlling an etch rate.

3. The method of claim 1 , wherein the undercut prevention layer comprises at least one of carbon and nitrogen.

4. The method of claim 1 , wherein a first polysilicon layer is formed as the silicon-containing layer, and a second polysilicon layer containing at least one of carbon and nitrogen is formed as the undercut prevention layer over the first polysilicon layer.

5. The method of claim 4 , wherein the first and second polysilicon layers comprise N-type or P-type impurities.

6. The method of claim 1 , wherein a polysilicon layer is formed as the silicon-containing layer, and the undercut prevention layer is formed by injecting at least one of carbon and nitrogen into an upper part of the polysilicon layer.

7. The method of claim 6 , wherein the polysilicon layer comprises N-type or P-type impurities.

8. The method of claim 1 , wherein the forming of the metal-containing layer comprises:

forming a tungsten-based metal barrier; and

forming a tungsten-based metal layer over the tungsten-based metal barrier.

Priority Claims (1)
KR 10-2012-0081835 · Jul 26, 2012 · national
Continuity (2)
Division 13719149 · Dec 18, 2012
Related Publication 20160093527A1 · Mar 31, 2016