IP Library › Granted Patent US 9,425,268
Granted Patent B2
US 9,425,268 · App. 14/010,824 · Granted Aug 23, 2016

Compound semiconductor device and method of manufacturing the same

Inventors: Yuichi Minoura (Zama, JP); Yoshitaka Watanabe (Aidumisato, JP)
Assignee: Transphorm Japan, Inc.
H01L29/408H01L21/28264H01L23/3171H01L29/401H01L29/66462H01L29/66522H01L29/7787H01L29/78H02M3/28H01L23/291H01L29/2003H01L29/402H01L29/42376H01L29/517H01L2924/0002H02M3/33576H02M7/04H02M2001/007
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,425,268
App. No.
14/010,824
Granted
Aug 23, 2016
Kind
B2
Abstract

A compound semiconductor device includes: a compound semiconductor layered structure; a gate electrode formed above the compound semiconductor layered structure; a first protective insulating film that covers a surface of the compound semiconductor layered structure and is made of silicon nitride as a material; a second protective insulating film that covers the gate electrode on the first protective insulating film and is made of silicon oxide as a material; and a third protective insulating film that contains silicon oxynitride and is formed between the first protective insulating film and the second protective insulating film.

Claims (32)

1. A compound semiconductor device, comprising:

a compound semiconductor layered structure;

an electrode formed above the compound semiconductor layered structure, the electrode having a top surface opposite the compound semiconductor layered structure, the top surface extending from a first side surface of the electrode to a second side surface of the electrode; and

a first protective insulating film over a surface of the compound semiconductor layered structure; wherein

a recess is formed through the first protective insulating film, and a portion of the electrode is in the recess;

a first portion of the electrode is formed on the first protective insulating film, the first portion including the first side surface of the electrode;

the first protective insulating film includes a first region which is beneath the first portion of the electrode, the first region having a first thickness; and

the first protective insulating film includes a second region where the first portion of the electrode is not over the first protective insulating film, the second region having a second thickness, wherein

an upper surface of the first protective insulating film includes a step having a side surface that is coplanar to the first side surface of the electrode, and wherein the first thickness is larger than the second thickness.

2. The compound semiconductor device according to claim 1 , further comprising a second protective insulating film that covers the electrode and is on the first protective insulating film, and a third protective insulating film that is formed between the first protective insulating film and the second protective insulating film.

3. The compound semiconductor device according to claim 1 ,

wherein a difference between the first thickness and the second thickness is a value within a range of 10 nm to about 200 nm.

4. The compound semiconductor device according to claim 2 ,

wherein a difference between the first thickness and the second thickness is larger than a thickness of the third protective insulating film.

5. The compound semiconductor device according to claim 1 ,

wherein the electrode includes a gate electrode and a field plate electrode arranged away from and side by side with the gate electrode.

6. The compound semiconductor device according to claim 2 ,

wherein the third protective insulating film has a thickness within a range of 1 nm to 10 nm.

7. The compound semiconductor device according to claim 1 , further comprising a gate insulating film formed in the recess between the electrode and the compound semiconductor layered structure.

8. A power supply circuit comprising a transformer, and a high-voltage circuit and a low-voltage circuit across the transformer,

the high-voltage circuit comprising a transistor,

the transistor comprising:

a compound semiconductor layered structure;

an electrode formed above the compound semiconductor layered structure, the electrode having a top surface opposite the compound semiconductor layered structure, the top surface extending from a first side surface of the electrode to a second side surface of the electrode; and

a first protective insulating film that covers a surface of the compound semiconductor layered structure and is made of silicon nitride as a material; wherein

a recess is formed through the first protective insulating film, and a portion of the electrode is in the recess;

a first portion of the electrode is formed on the first protective insulating film, the first portion including the first side surface of the electrode;

the first protective insulating film includes a first region which is beneath the first portion of the electrode, the first region having a first thickness; and

the first protective insulating film includes a second where the first portion of the electrode is not over the first protective insulating film, the second region having a second thickness, wherein

an upper surface of the first protective insulating film includes a step having a side surface that is coplanar to the first side surface of the electrode, and wherein the first thickness is larger than the second thickness.

9. The compound semiconductor device according to claim 2 , wherein the third protective insulating film comprises silicon oxynitride.

10. The power supply circuit according to claim 8 , wherein the transistor further comprises a gate insulating film formed in the recess between the electrode and the compound semiconductor layered structure.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2014
From: FUJITSU SEMICONDUCTOR LIMITED; FUJITSU LIMITED
To: TRANSPHORM JAPAN, INC.
Reel/Frame 032865/0218 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2013
From: MINOURA, YUICHI; WATANABE, YOSHITAKA
To: FUJITSU LIMITED; FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 031249/0654 →
Priority Claims (1)
JP 2012-217087 · Sep 28, 2012 · national
Continuity (1)
Related Publication 20140092637A1 · Apr 3, 2014