IP Library › Granted Patent US 9,460,316
Granted Patent B2
US 9,460,316 · App. 14/190,463 · Granted Oct 4, 2016

Authentication device, authentication method, and computer program product

Inventors: Tetsufumi Tanamoto (Kawasaki, JP); Takao Marukame (Tokyo, JP); Shinichi Yasuda (Tokyo, JP); Yuichiro Mitani (Kanagawa, JP); Atsushi Shimbo (Tokyo, JP); Tatsuya Kishi (Yokohama, JP)
Assignee: Kabushiki Kaisha Toshiba
G06F21/73G11C7/24G11C11/16G11C11/1675G11C13/0035G11C16/10G11C16/349
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,460,316
App. No.
14/190,463
Granted
Oct 4, 2016
Kind
B2
Abstract

According to an embodiment, an authentication device includes an acquiring unit, a predicting unit, and an authenticating unit. The acquiring unit is configured to acquire performance information of a first device that is a device to be authenticated. The predicting unit is configured to predict performance information of a second device that is a device being a reference for authentication according to a change with time from initial performance information. The authenticating unit is configured to perform an authentication process of determining whether or not the first device falls into the second device on a basis of a degree of agreement between the performance information acquired by the acquiring unit and the performance information predicted by the predicting unit.

Claims (18)

1. An authentication device comprising:

an acquiring unit configured to acquire performance information of a first device that is a device to be authenticated;

a predicting unit configured to predict performance information of a second device that is a device being a reference for authentication according to a change with time from initial performance information; and

an authenticating unit configured to perform an authentication process of determining whether or not the first device matches the second device on a basis of a degree of agreement between the performance information acquired by the acquiring unit and the performance information predicted by the predicting unit, wherein

the device is an electronic device including NAND flash memory, and

the performance information is information indicating distribution of defective memory cells included in the NAND flash memory or indicating the number of defective memory cells included in the NAND flash memory.

2. An authentication device comprising:

an acquiring unit configured to acquire performance information of a first device that is a device to be authenticated;

a predicting unit configured to predict performance information of a second device that is a device being a reference for authentication according to a change with time from initial performance information; and

an authenticating unit configured to perform an authentication process of determining whether or not the first device matches the second device on a basis of a degree of agreement between the performance information acquired by the acquiring unit and the performance information predicted by the predicting unit, wherein

the device is an electronic device comprising a random number generation circuit including multiple ring oscillators, and

the performance information is information indicating quality of a random number generated by each of the ring oscillators.

3. An authentication device comprising:

an acquiring unit configured to acquire performance information of a first device that is a device to be authenticated;

a predicting unit configured to predict performance information of a second device that is a device being a reference for authentication according to a change with time from initial performance information; and

an authenticating unit configured to perform an authentication process of determining whether or not the first device matches the second device on a basis of a degree of agreement between the performance information acquired by the acquiring unit and the performance information predicted by the predicting unit, wherein

the device is an electronic device comprising a memory cell array including multiple memory cells each using a magnetoresistive element, and

the performance information is information corresponding to resistance of each of the magnetoresistive element when control to change each of the magnetoresistive elements to have parallel magnetization or antiparallel magnetization is performed.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2014
From: TANAMOTO, TETSUFUMI; MARUKAME, TAKAO; YASUDA, SHINICHI; MITANI, YUICHIRO; SHIMBO, ATSUSHI; KISHI, TATSUYA
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 032304/0181 →
Priority Claims (1)
JP 2013-124513 · Jun 13, 2013 · national
Continuity (1)
Related Publication 20140372671A1 · Dec 18, 2014