IP Library Granted Patent US 9,466,701
Granted Patent B2
US 9,466,701 · App. 14/244,261 · Granted Oct 11, 2016

Processes for preparing integrated circuits with improved source/drain contact structures and integrated circuits prepared according to such processes

Inventors: Sandeep Gaan (Clifton Park, NY); Sipeng Gu (Clifton Park, NY)
Assignee: GLOBALFOUNDRIES, INC.
H01L29/66795H01L21/30604H01L21/31111H01L21/31116H01L21/31144H01L21/76897H01L21/823418H01L21/823431H01L21/823475H01L29/41791H01L29/785
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,466,701
App. No.
14/244,261
Granted
Oct 11, 2016
Kind
B2
Abstract

Processes for preparing an integrated circuit for contact landing, processes for fabricating an integrated circuit, and integrated circuits prepared according to these processes are provided herein. An exemplary process for preparing an integrated circuit for contact landing includes providing a semiconductor structure that includes a transistor with source and drain regions, wherein at least one of the source and drain regions has a shaped contact structure overlaid with a contact etch stop layer and a pre-metal dielectric material. The pre-metal dielectric material is removed with one or more anisotropic etches, including at least one anisotropic etch selective to the pre-metal dielectric material. And, the contact etch stop layer overlaying the shaped contact structure is removed with a third anisotropic etch selective to the contact etch stop layer material to expose the shaped contact structure.

Claims (18)

1. A process for preparing an integrated circuit, the process comprising: providing a semiconductor structure comprising a transistor with a gate electrode structure, sidewall spacers disposed on opposite sides of the gate electrode structure to insulate the gate electrode structure and to align ion implantation into the semiconductor substrate, and source and drain regions, wherein at least one of the source and drain regions comprises a shaped contact structure overlaid with a contact etch stop layer and a pre-metal dielectric material, wherein the shaped contact structure has a substantially diamond-shaped cross-sectional shape; overlaying the shaped contact structure with a contact etch stop layer and a pre-metal dielectric material; removing a first portion of the pre-metal dielectric material overlaying the shaped contact structure with a first anisotropic etch such that a second portion of the pre-metal dielectric material remains overlaying the shaped contact structure; removing the second portion of the pre-metal dielectric material overlaying the shaped contact structure with a second anisotropic etch, wherein the second anisotropic etch is capable of etching the pre-metal dielectric material while being substantially ineffective against the contact etch stop layer; removing the contact etch stop layer overlaying the shaped contact structure with a third anisotropic etch to expose the shaped contact structure, wherein the third anisotropic etch is capable of etching the contact etch stop layer while being substantially ineffective against the shaped contact structure so as to preserve the substantially diamond-shaped cross-sectional shape of the shaped contact structure after exposure to the third anisotropic etch.

2. The process of claim 1 , wherein the shaped contact structure comprises an epitaxially deposited semiconductor material.

3. The process of claim 1 , wherein the shaped contact structure comprises an epitaxially deposited semiconductor material selected from the group consisting of silicon, silicon germanium (SiGe), germanium (Ge), gallium arsenide (GaAs), or indium phosphide (InP).

4. The process of claim 1 , wherein the contact etch stop layer comprises a nitride material.

5. The process of claim 1 , wherein the pre-metal dielectric material, including both the first portion and the second portion, comprises an oxide material.

6. The process of claim 1 , wherein the first anisotropic etch is timed to stop before reaching the contact etch stop layer.

7. The process of claim 1 , wherein the second anisotropic etch uses NH 3 /NF 3 or SF 6 /H 2 O.

8. The process of claim 1 , wherein the second anisotropic etch is a chemical oxide removal cleaning step.

9. The process of claim 1 , wherein the third anisotropic etch is a nitride dry etch.

10. A process for fabricating an integrated circuit, the process comprising: providing a semiconductor substrate; forming a transistor with a gate electrode structure, sidewall spacers disposed on opposite sides of the gate electrode structure to insulate the gate electrode structure and to align ion implantation into the semiconductor substrate, and source and drain regions in and on the semiconductor substrate, wherein at least one of the source and drain regions comprises a shaped contact structure, wherein the shaped contact structure has a substantially diamond-shaped cross-sectional shape; overlaying the shaped contact structure with a contact etch stop layer and a pre-metal dielectric material; removing a first portion of the pre-metal dielectric material overlaying the shaped contact structure with a first anisotropic etch such that a second portion of the pre-metal dielectric material remains overlaying the shaped contact structure; removing the second portion of the pre-metal dielectric material overlaying the shaped contact structure with a second anisotropic etch, wherein the second anisotropic etch is capable of etching the pre-metal dielectric material while being substantially ineffective against the contact etch stop layer; removing the contact etch stop layer overlaying the shaped contact structure with a third anisotropic etch to expose the shaped contact structure, wherein the third anisotropic etch is capable of etching the contact etch stop layer while being substantially ineffective against the shaped contact structure so as to preserve the substantially diamond-shaped cross-sectional shape of the shaped contact structure after exposure to the third anisotropic etch; applying an electrical contact material to the exposed shaped contact structure.

11. The process of claim 10 , wherein the shaped contact structure comprises an epitaxially deposited semiconductor material.

12. The process of claim 10 , wherein the shaped contact structure comprises an epitaxially deposited semiconductor material selected from the group consisting of silicon, silicon germanium (SiGe), germanium (Ge), gallium arsenide (GaAs), or indium phosphide (InP).

13. The process of claim 10 , wherein the contact etch stop layer comprises a nitride material.

14. The process of claim 10 , wherein the pre-metal dielectric material comprises an oxide material.

15. The process of claim 10 , wherein the first anisotropic etch is timed to stop before reaching the contact etch stop layer.

16. The process of claim 10 , wherein the second anisotropic etch NH 3 /NF 3 or SF 6 /H 2 O.

17. The process of claim 10 , wherein the second anisotropic etch is a chemical oxide removal cleaning step.

18. The process of claim 10 , wherein the third anisotropic etch is a nitride dry etch.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2014
From: GAAN, SANDEEP; GU, SIPENG
To: GLOBALFOUNDRIES, INC.
Reel/Frame 032595/0602 →
Continuity (1)
Related Publication 20150287795A1 · Oct 8, 2015