IP Library › Granted Patent US 9,488,881
Granted Patent B2
US 9,488,881 · App. 14/351,007 · Granted Nov 8, 2016

Array substrate and display device

Inventor: Wenbo Jiang (Beijing, CN)
Assignees: BOE TECHNOLOGY GROUP CO., LTD.; BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
G02F1/134336G02F1/13439G02F1/133345G02F1/134309G02F1/134363G02F2001/134318G02F2201/121
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,488,881
App. No.
14/351,007
Granted
Nov 8, 2016
Kind
B2
Abstract

An array substrate and a display device are provided. The array substrate comprises: an substrate ( 1 ); a common electrode line ( 12 ); and a plurality of pixel units arranged in an array, each of the pixel units includes a first common electrode ( 7 ), a pixel electrode ( 4 ) and a second common electrode ( 8 ) provided and successively arranged on the substrate ( 1 ); an insulating protective layer ( 9 ) is provided between both of the pixel electrode ( 4 ) and the first common electrode ( 7 ), and between the pixel electrode ( 4 ) and the second common electrode ( 8 ); projections of the pixel electrode ( 4 ) and of the first common electrode ( 7 ) on the substrate ( 1 ) are overlapped, and projections of the pixel electrode ( 4 ) and of the second common electrode ( 8 ) on the substrate ( 1 ) are overlapped, so as to mitigate the problem of screen flicker occurred during the use of display device and decrease the delay occurred during the transmission of the common voltage signal to avoid any failure due to crosstalk, thereby improving the effect of display of the display device.

Claims (42)

1. An array substrate, comprising:

an substrate;

a common electrode line; and

a plurality of pixel units arranged in an array, wherein each of said pixel units includes a first common electrode, a pixel electrode and a second common electrode provided and successively arranged on, said substrate; an insulating protective layer is provided between both of said pixel electrode and said first common electrode, and said pixel electrode and said second common electrode; projections of said pixel electrode and of said first common electrode on said substrate are overlapped, and projections of said pixel electrode and of said second common electrode on said substrate are overlapped,

wherein said first common electrode and said second common electrode are electrically connected through a via hole, and said first common electrode is electrically connected to said common electrode line through said second common electrode.

2. The array substrate according to claim 1 , wherein said first common electrode and said second common electrode both are electrically connected to said common electrode line.

3. The array substrate according to claim 1 , wherein said pixel electrode is a plate electrode, and said second common electrode is a slit electrode.

4. The array substrate according to claim 1 , wherein said first common electrode is a plate electrode.

5. The array substrate according to claim 1 , wherein said first common electrodes in adjacent columns of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent columns of said pixel units are electrically connected through a bridge wire.

6. The array substrate according to claim 1 , wherein said first common electrodes in adjacent rows of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent rows of said pixel units are electrically connected through a bridge wire.

7. The array substrate according to claim 1 , wherein said first common electrode and said second common electrode in each of said pixel units are electrically connected through a via hole.

8. The array substrate according to claim 1 , wherein said first common electrode and said second common electrode in at least every other columns of said pixel units are electrically connected through a via hole.

9. The array substrate according to claim 1 , wherein each of said first common electrode, second common electrode and pixel electrode is an ITO electrode.

10. The array substrate according to claim 1 , wherein said first common electrode is directly contacted with said substrate.

11. A display device, comprising the array substrate according to claim 1 .

12. An array substrate, comprising:

an substrate;

a common electrode line; and

a plurality of pixel units arranged in an array, wherein each of said pixel units includes a first common electrode, a pixel electrode and a second common electrode provided and successively arranged on said substrate; and insulating protective layer is provided between both of said pixel electrode and said first common electrode, and said pixel electrode and said second common electrode; projections of said pixel electrode and of said first common electrode on said substrate are overlapped, and projections of said pixel electrode and of said second common electrode on said substrate are overlapped,

wherein said first common electrodes in adjacent rows of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent rows of said pixel units are electrically connected through a bridge wire;

wherein said first common electrode and said second common electrode are electrically connected through a via hole, and said first common electrode is electrically connected to said common electrode line through said second common electrode.

13. The array substrate according to claim 12 , wherein said pixel electrode is a plate electrode, and said second common electrode is a slit electrode.

14. The array substrate according to claim 12 , wherein said first common electrode is a plate electrode.

15. The array substrate according to claim 12 , wherein said first common electrodes in adjacent columns of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent columns of said pixel units are electrically connected through a bridge wire.

16. The array substrate according to claim 12 , wherein said first common electrodes in adjacent columns of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent columns of said pixel units are electrically connected through a bridge wire.

17. The array substrate according to claim 12 , wherein said first common electrodes in adjacent rows of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent rows of said pixel units are electrically connected through a bridge wire.

18. The array substrate according to claim 12 , wherein said first common electrodes in adjacent rows of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent rows of said pixel units are electrically connected through a bridge wire.

19. An array substrate, comprising:

an substrate;

a common electrode line; and

a plurality of pixel units arranged in an array, wherein each of said pixel units includes a first common electrode, a pixel electrode and a second common electrode provided and successively arranged on said substrate; an insulating protective layer is provided between both of said pixel electrode and said first common electrode, and said pixel electrode and said second common electrode; projections of said pixel electrode and of said first common electrode on said substrate are overlapped, and projections of said pixel electrode and of said second common electrode on said substrate are overlapped,

wherein said first common electrodes in adjacent columns of said pixel units are electrically connected through a stripe electrode; or,

said first common electrodes in adjacent columns of said pixel units are electrically connected through a bridge wire;

wherein said first common electrode and said second common electrode are electrically connected through a via hole, and said first common electrode is electrically connected to said common electrode line through said second common electrode.

20. The array substrate according to claim 19 , wherein said first common electrode is a plate electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2014
From: JIANG, WENBO
To: BOE TECHNOLOGY GROUP CO., LTD.; BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 032649/0462 →
Priority Claims (1)
CN 2013 1 0269772 · Jun 28, 2013 · national
Continuity (1)
Related Publication 20160070143A1 · Mar 10, 2016