IP Library Granted Patent US 9,491,465
Granted Patent B2
US 9,491,465 · App. 14/091,574 · Granted Nov 8, 2016

Image coding method, image coding apparatus, image decoding method and image decoding apparatus

Inventors: Hisao Sasai (Osaka, JP); Takahiro Nishi (Nara, JP); Youji Shibahara (Osaka, JP); Toshiyasu Sugio (Osaka, JP); Kyoko Tanikawa (Osaka, JP); Toru Matsunobu (Osaka, JP); Kengo Terada (Osaka, JP)
Assignee: TAGIVAN II LLC
H04N19/00951H04N19/12H04N19/46H04N19/91
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,491,465
App. No.
14/091,574
Granted
Nov 8, 2016
Kind
B2
Abstract

An image coding method including: binarizing last position information to generate (i) a binary signal which includes a first signal having a length smaller than or equal to a predetermined maximum length and does not include a second signal or (ii) a binary signal which includes the first signal having the predetermined maximum length and the second signal; first coding for arithmetically coding each of binary symbols included in the first signal using a context switched among a plurality of contexts according to a bit position of the binary symbol; and second coding for arithmetically coding the second signal using a fixed probability when the binary signal includes the second signal, wherein in the first coding, a binary symbol at a last bit position of the first signal is arithmetically coded using a context exclusive to the last bit position, when the first signal has the predetermined maximum length.

Claims (26)

1. A decoding method for decoding last position information indicating a position of a last non-zero coefficient in a predetermined order in a current block to be decoded, the decoding method comprising:

arithmetically decoding each of binary symbols included in a first signal using a context selected from among a plurality of contexts according to a bit position of the binary symbol, the first signal being included in a binary signal of the last position information and having a length smaller than or equal to a predetermined maximum length; and

arithmetically decoding a second signal without using a context, when the binary signal of the last position information includes the second signal,

wherein in the arithmetically decoding each of the binary symbols included in the first signal,

a binary symbol at a last bit position of the first signal is arithmetically decoded using a context exclusive to the last bit position, when the first signal has the predetermined maximum length, and

each of binary symbols at two or more bit positions other than the last bit position of the first signal is arithmetically decoded using a context common to the two or more bit positions.

2. The decoding method according to claim 1 ,

wherein the predetermined maximum length varies according to a size of the current block.

3. The decoding method according to claim 1 , further comprising

switching a decoding process to either a first decoding process compliant with a first standard or a second decoding process compliant with a second standard, according to identification information which is added to a bit stream and indicates either the first standard or the second standard,

wherein when the decoding process is switched to the first decoding process, the arithmetically decoding each of the binary symbols included in the first signal and the arithmetically decoding the second signal are performed as the first decoding process.

4. A decoding apparatus for decoding last position information indicating a position of a last non-zero coefficient in a predetermined order in a current block to be decoded, the decoding apparatus comprising:

a first decoding unit configured to arithmetically decode each of binary symbols included in a first signal using a context selected from among a plurality of contexts according to a bit position of the binary symbol, the first signal being included in a binary signal of the last position information and having a length smaller than or equal to a predetermined maximum length; and

a second decoding unit configured to, when the binary signal of the last position information includes a second signal, arithmetically decode the second signal without using a context,

wherein the first decoding unit is configured to

arithmetically decode a binary symbol at a last bit position of the first signal using a context exclusive to the last bit position, when the first signal has the predetermined maximum length, and

arithmetically decode each of binary symbols at two or more bit positions other than the last bit position of the first signal using a context common to the two or more bit positions.

5. A decoding apparatus for decoding last position information indicating a position of a last non-zero coefficient in a predetermined order in a current block to be decoded, the decoding apparatus comprising:

processing circuitry; and

storage coupled to the processing circuitry,

wherein the processing circuitry performs the following using the storage:

arithmetically decoding each of binary symbols included in a first signal using a context selected from among a plurality of contexts according to a bit position of the binary symbol, the first signal being included in a binary signal of the last position information and having a length smaller than or equal to a predetermined maximum length; and

arithmetically decoding a second signal without using a context, when the binary signal of the last position information includes the second signal,

wherein in the arithmetically decoding each of the binary symbols included in the first signal,

a binary symbol at a last bit position of the first signal is arithmetically decoded using a context exclusive to the last bit position, when the first signal has the predetermined maximum length, and

each of binary symbols at two or more bit positions other than the last bit position of the first signal is arithmetically decoded using a context common to the two or more bit positions.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 12, 2014
From: PANASONIC CORPORATION
To: TAGIVAN II LLC
Reel/Frame 033082/0558 →
Continuity (3)
Division 13669733 · Nov 6, 2012
Provisional Application 61556398 · Nov 7, 2011
Related Publication 20140086335A1 · Mar 27, 2014