IP Library › Granted Patent US 9,494,829
Granted Patent B2
US 9,494,829 · App. 13/357,032 · Granted Nov 15, 2016

Semiconductor device and liquid crystal display device containing the same

Inventors: Masahiko Hayakawa (Atsugi, JP); Yuta Moriya (Isehara, JP); Junya Goto (Isehara, JP); Yasuyuki Arai (Atsugi, JP)
Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
G02F1/1339G02F1/13454H01L27/1225G02F2001/13606G02F2001/136231H01L2224/05572H01L2924/00014
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,494,829
App. No.
13/357,032
Granted
Nov 15, 2016
Kind
B2
Abstract

The number of photolithography steps used for manufacturing a transistor is reduced to less than the conventional one and a highly reliable semiconductor device is provided. The present invention relates to a semiconductor device including a circuit including a transistor having an oxide semiconductor layer over a first substrate and a second substrate fixed to the first substrate with a sealant. A closed space surrounded by the sealant, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air. The sealant surrounds at least the transistor and has a closed pattern shape. Further, the circuit is a driver circuit including a transistor having an oxide semiconductor layer.

Claims (51)

1. A semiconductor device comprising:

a first circuit, a second circuit, and a pixel portion each including a transistor over a first substrate; and

a second substrate fixed to the first substrate with a sealant,

wherein the sealant has a first closed pattern shape surrounding the first circuit, a second closed pattern shape surrounding the second circuit, and a third closed pattern shape surrounding the pixel portion,

wherein a first closed space surrounded by the first closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air,

wherein a second closed space surrounded by the second closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air, and

wherein a third closed space surrounded by the third closed pattern shape, the first substrate, and the second substrate is filled with a liquid crystal material, and

wherein the sealant is made of one continuous piece.

2. The semiconductor device according to claim 1 ,

wherein the second substrate is a glass substrate.

3. The semiconductor device according to claim 1 ,

wherein the first substrate is a semiconductor substrate or a glass substrate.

4. The semiconductor device according to claim 1 ,

wherein the transistor includes an oxide semiconductor layer including at least one of In, Ga and Zn.

5. A semiconductor device comprising:

a gate side driver circuit, a source side driver circuit, and a pixel portion each including a transistor over a first substrate; and

a second substrate fixed to the first substrate with a sealant,

wherein the transistors in the gate side driver circuit, the source side driver circuit, and the pixel portion are surrounded by the sealant,

wherein the sealant has a first closed pattern shape surrounding the gate side driver circuit, a second closed pattern shape surrounding the source side driver circuit, and a third closed pattern shape surrounding the pixel portion,

wherein a first closed space surrounded by the first closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air,

wherein a second closed space surrounded by the second closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air, and

wherein a third closed space surrounded by the third closed pattern shape, the first substrate, and the second substrate is filled with a liquid crystal material.

6. The semiconductor device according to claim 5 ,

wherein the second substrate is a glass substrate.

7. The semiconductor device according to claim 5 ,

wherein the first substrate is a semiconductor substrate or a glass substrate.

8. A semiconductor device comprising:

a gate side driver circuit, a source side driver circuit, and a pixel portion each including a transistor having an oxide semiconductor layer over a first substrate; and

a second substrate fixed to the first substrate with a sealant,

wherein the transistors in the gate side driver circuit, the source side driver circuit, and the pixel portion are surrounded by the sealant,

wherein the sealant has a first closed pattern shape surrounding the gate side driver circuit, a second closed pattern shape surrounding the source side driver circuit, and a third closed pattern shape surrounding the pixel portion,

wherein a first closed space surrounded by the first closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air,

wherein a second closed space surrounded by the second closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air, and

wherein a third closed space surrounded by the third closed pattern shape, the first substrate, and the second substrate is filled with a liquid crystal material.

9. The semiconductor device according to claim 8 ,

wherein the second substrate is a glass substrate.

10. The semiconductor device according to claim 8 ,

wherein the first substrate is a semiconductor substrate or a glass substrate.

11. The semiconductor device according to claim 8 ,

wherein the oxide semiconductor layer includes at least one of In, Ga and Zn.

12. A semiconductor device comprising:

a first substrate; and

a second substrate fixed to the first substrate with a sealant,

wherein the sealant has a first closed pattern shape, a second closed pattern shape, and a third closed pattern shape,

wherein a first closed space surrounded by the first closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air,

wherein a second closed space surrounded by the second closed pattern shape, the first substrate, and the second substrate is in a reduced pressure state or filled with dry air, and

wherein a third closed space surrounded by the third closed pattern shape, the first substrate, and the second substrate is filled with a liquid crystal material.

13. The semiconductor device according to claim 12 ,

wherein the second substrate is a glass substrate.

14. The semiconductor device according to claim 12 ,

wherein the first substrate is a semiconductor substrate or a glass substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2012
From: HAYAKAWA, MASAHIKO; MORIYA, YUTA; GOTO, JUNYA; ARAI, YASUYUKI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 027585/0976 →
Priority Claims (1)
JP 2011-017082 · Jan 28, 2011 · national
Continuity (1)
Related Publication 20120194756A1 · Aug 2, 2012