IP Library Granted Patent US 9,548,397
Granted Patent B2
US 9,548,397 · App. 14/745,950 · Granted Jan 17, 2017

Semiconductor device and method for manufacturing the same

Inventors: Shunpei Yamazaki (Setagaya, JP); Tatsuya Honda (Isehara, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78696H01L29/045H01L29/66969H01L29/7869H01L29/78609H01L29/78621H01L21/02554H01L21/02565H01L27/1225
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,548,397
App. No.
14/745,950
Granted
Jan 17, 2017
Kind
B2
Abstract

An object is to provide a structure of a transistor which has a channel formation region formed using an oxide semiconductor and a positive threshold voltage value, which enables a so-called normally-on switching element. The transistor includes an oxide semiconductor stack in which at least a first oxide semiconductor layer and a second oxide semiconductor layer with different energy gaps are stacked and a region containing oxygen in excess of its stoichiometric composition ratio is provided.

Claims (24)

1. A semiconductor device comprising:

an oxide semiconductor stack including a first oxide semiconductor layer, a second oxide semiconductor layer in contact with a top surface of the first oxide semiconductor layer, and a third oxide semiconductor layer in contact with a top surface of the second oxide semiconductor layer;

a source electrode layer and a drain electrode layer adjacent to the oxide semiconductor stack;

a gate insulating film adjacent to the oxide semiconductor stack; and

a gate electrode layer adjacent to the oxide semiconductor stack with the gate insulating film interposed therebetween,

wherein, in the oxide semiconductor stack, a region which does not overlap the source electrode layer or the drain electrode layer has a higher oxygen concentration than a region which overlaps the source electrode layer or the drain electrode layer, and

wherein the third oxide semiconductor layer covers side surfaces of the second oxide semiconductor layer and the first oxide semiconductor layer in a channel width direction.

2. The semiconductor device according to claim 1 , wherein each of the first oxide semiconductor layer and the third oxide semiconductor layer contains indium, gallium and zinc, and the second oxide semiconductor layer contains indium, tin and zinc.

3. The semiconductor device according to claim 1 , wherein an electron affinity of the second oxide semiconductor layer is higher than electron affinities of the first oxide semiconductor layer and the third oxide semiconductor layer.

4. The semiconductor device according to claim 1 , wherein a region which is in the oxide semiconductor stack and does not overlap with the gate electrode layer contains dopant.

5. The semiconductor device according to claim 1 , wherein the oxide semiconductor stack is a c-axis aligned crystal oxide semiconductor film.

6. The semiconductor device according to claim 1 , wherein the semiconductor device is one selected from the group consisting of a table having a display portion, a television set, a computer, and a mobile phone.

7. A semiconductor device comprising:

an oxide semiconductor stack including a first oxide semiconductor layer, a second oxide semiconductor layer in contact with a top surface of the first oxide semiconductor layer, and a third oxide semiconductor layer in contact with a top surface of the second oxide semiconductor layer;

a source electrode layer and a drain electrode layer adjacent to the oxide semiconductor stack;

a gate insulating film over the oxide semiconductor stack; and

a gate electrode layer over the oxide semiconductor stack with the gate insulating film interposed therebetween,

wherein, in the oxide semiconductor stack, a region which does not overlap the source electrode layer or the drain electrode layer has a higher oxygen concentration than a region which overlaps the source electrode layer or the drain electrode layer, and

wherein the third oxide semiconductor layer covers side surfaces of the second oxide semiconductor layer and the first oxide semiconductor layer in a channel width direction.

8. The semiconductor device according to claim 7 , wherein each of the first oxide semiconductor layer and the third oxide semiconductor layer contains indium, gallium and zinc, and the second oxide semiconductor layer contains indium, tin and zinc.

9. The semiconductor device according to claim 7 , wherein an electron affinity of the second oxide semiconductor layer is higher than electron affinities of the first oxide semiconductor layer and the third oxide semiconductor layer.

10. The semiconductor device according to claim 7 , wherein a region which is in the oxide semiconductor stack and does not overlap with the gate electrode layer contains dopant.

11. The semiconductor device according to claim 7 , wherein the oxide semiconductor stack is a c-axis aligned crystal oxide semiconductor film.

12. The semiconductor device according to claim 7 , wherein the semiconductor device is one selected from the group consisting of a table having a display portion, a television set, a computer, and a mobile phone.

Priority Claims (1)
JP 2011-135365 · Jun 17, 2011 · national
Continuity (2)
Continuation 13488879 · Jun 5, 2012
Related Publication 20150287837A1 · Oct 8, 2015