IP Library › Granted Patent US 9,570,484
Granted Patent B2
US 9,570,484 · App. 14/518,125 · Granted Feb 14, 2017

Semiconductor device and manufacturing method thereof

Inventor: Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1288H01L21/467H01L21/469H01L21/477H01L27/127H01L27/1214H01L27/1259H01L29/66969H01L29/7869H01L21/02554H01L21/02565H01L21/02631H01L29/78693
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,570,484
App. No.
14/518,125
Granted
Feb 14, 2017
Kind
B2
Abstract

The semiconductor device includes a gate electrode over a substrate, a gate insulating layer over the gate electrode, an oxide semiconductor layer over the gate insulating layer, and a source electrode and a drain electrode over the oxide semiconductor layer. A length of part of an outer edge of the oxide semiconductor layer from an outer edge of the source electrode to an outer edge of the drain electrode is more than three times, preferably more than five times as long as a channel length of the semiconductor device. Further, oxygen is supplied from the gate insulating layer to the oxide semiconductor layer by heat treatment. In addition, an insulating layer is formed after the oxide semiconductor layer is selectively etched.

Claims (33)

1. A method for manufacturing a semiconductor device, comprising the steps of:

forming a gate electrode over a substrate;

forming a gate insulating layer over the gate electrode;

forming an oxide semiconductor layer over the gate insulating layer;

performing heat treatment on the oxide semiconductor layer;

forming a source electrode and a drain electrode over the oxide semiconductor layer after the heat treatment;

forming a resist mask over the oxide semiconductor layer;

performing etching on the oxide semiconductor layer using the resist mask; and

forming an insulating layer so as to cover the oxide semiconductor layer, the source electrode, and the drain electrode after performing the etching,

wherein the resist mask overlaps with the gate electrode, the source electrode and the drain electrode, and

wherein part of the source electrode and part of the drain electrode, the part not overlapping with the resist mask, are also used as masks for the etching.

2. The method for manufacturing a semiconductor device, according to claim 1 , wherein the gate insulating layer contains excessive oxygen with respect to a stoichiometry proportion.

3. The method for manufacturing a semiconductor device, according to claim 1 , wherein oxygen is supplied from the gate insulating layer to the oxide semiconductor layer by the heat treatment.

4. The method for manufacturing a semiconductor device, according to claim 1 , wherein the heat treatment is performed at higher than or equal to 300° C. and lower than or equal to 450° C.

5. The method for manufacturing a semiconductor device, according to claim 1 , wherein the oxide semiconductor layer comprises at least one element selected from In, Ga, Sn, and Zn.

6. The method for manufacturing a semiconductor device, according to claim 1 , wherein the oxide semiconductor layer is non-single-crystal.

7. A method for manufacturing a semiconductor device, comprising the steps of:

forming a gate electrode over a substrate;

forming a gate insulating layer over the gate electrode;

forming an oxide semiconductor layer over the gate insulating layer;

forming a first insulating layer overlapping with the gate insulating layer with the oxide semiconductor layer interposed therebetween;

performing heat treatment on the oxide semiconductor layer and the first insulating layer;

forming a source electrode and a drain electrode over the oxide semiconductor layer and the first insulating layer;

forming a resist mask over the oxide semiconductor layer, the first insulating layer, the source electrode and the drain electrode;

performing etching on the oxide semiconductor layer using the resist mask; and

forming a second insulating layer so as to cover the oxide semiconductor layer after performing the etching,

wherein the resist mask overlaps with the gate electrode, and

wherein part of the source electrode and part of the drain electrode are also used as masks for the etching.

8. The method for manufacturing a semiconductor device, according to claim 7 , wherein the gate insulating layer contains excessive oxygen with respect to a stoichiometry proportion.

9. The method for manufacturing a semiconductor device, according to claim 7 , wherein oxygen is supplied from the gate insulating layer and the first insulating layer to the oxide semiconductor layer by the heat treatment.

10. The method for manufacturing a semiconductor device, according to claim 7 , wherein the heat treatment is performed at higher than or equal to 300° C. and lower than or equal to 450° C.

11. The method for manufacturing a semiconductor device, according to claim 7 , wherein the oxide semiconductor layer comprises at least one element selected from In, Ga, Sn, and Zn.

12. The method for manufacturing a semiconductor device, according to claim 7 , wherein the oxide semiconductor layer is non-single-crystal.

Priority Claims (1)
JP 2011-004418 · Jan 12, 2011 · national
Continuity (2)
Division 13345795 · Jan 9, 2012
Related Publication 20150037934A1 · Feb 5, 2015