IP Library Granted Patent US 9,571,067
Granted Patent B2
US 9,571,067 · App. 14/812,194 · Granted Feb 14, 2017

Semiconductor device with clock-based signal input circuit

Inventor: Hyun-Woo Lee (Gyeonggi-do, KR)
Assignee: SK Hynix Inc.
H03K3/012H03K19/018521
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,571,067
App. No.
14/812,194
Granted
Feb 14, 2017
Kind
B2
Abstract

A semiconductor device includes a signal input circuit suitable for synchronizing an input signal with a clock signal and receiving the clock signal as a power source when the input signal has a first phase, where the signal input circuit amplifies a swing width of the input signal based on a swing width of the clock.

Claims (20)

1. A semiconductor device, comprising:

an input pad;

a signal input circuit suitable for sensing an input signal received through the input pad based on differential clock signals, wherein the differential clock signals are used as a first power source of the signal input circuit; and

a clock mixing unit suitable for mixing phases of the differential clock signals and for outputting the mixed phases of the differential clock signals as the first power source.

2. The semiconductor device of claim 1 , wherein the signal input circuit receives a power supply voltage as a second power source.

3. The semiconductor device of claim 1 , wherein the clock mixing unit takes an average phase of the differential clock signals, and generates an output signal, which is fixed at a predetermined voltage level.

4. The semiconductor device of claim 3 , wherein the clock mixing unit comprises:

a first resistor unit coupled between an input terminal of a first clock signal of the differential clock signals and an output terminal of the output signal; and

a second resistor unit coupled between an input terminal of a second clock signal of the differential clock signals and the output terminal of the output signal.

5. A semiconductor system, comprising:

a power supply device suitable for generating and supplying a power supply voltage and a ground voltage; and

a semiconductor device suitable for receiving the power supply voltage and the ground voltage as a power source from the power supply device, and performing a predetermined operation based on a pair of clock signals and input data,

wherein the semiconductor device comprises:

a signal input circuit suitable for sensing an input signal received through the input pad based on differential clock signals, wherein the differential clock signals are used as a first power source of the signal input circuit; and

a clock mixing unit suitable for mixing phases of the differential clock signals and for outputting the mixed phases of the differential clock signals as the first power source.

6. The semiconductor system of claim 5 , wherein the signal input circuit receives the power supply voltage as a second power source.

7. The semiconductor system of claim 5 , wherein the clock mixing unit takes an average phase of the differential clock signals, and generates an output signal, which is fixed at a predetermined voltage level.

8. The semiconductor system of claim 7 , wherein the clock mixing unit comprises:

a first resistor unit coupled between an input terminal of a first clock signal of the differential clock signals and an output terminal of the output signal; and

a second resistor unit coupled between an input terminal of a second clock signal of the differential clock signals and the output terminal of the output signal.

Priority Claims (1)
KR 10-2013-0044313 · Apr 22, 2013 · national
Continuity (2)
Division 14099542 · Dec 6, 2013
Related Publication 20150333741A1 · Nov 19, 2015