IP Library Granted Patent US 9,590,095
Granted Patent B2
US 9,590,095 · App. 14/829,526 · Granted Mar 7, 2017

Semiconductor device with field electrode structures in a cell area and termination structures in an edge area

Inventors: Ralf Siemieniec (Villach, AT); Oliver Blank (Villach, AT); Franz Hirler (Isen, DE); Michael Hutzler (Villach, AT); Martin Poelzl (Osslach, AT)
Assignee: Infineon Technologies Austria AG
H01L29/7811H01L29/0619H01L29/0623H01L29/0649H01L29/0696H01L29/404H01L29/407H01L29/7813H01L29/0638H01L29/41766
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,590,095
App. No.
14/829,526
Granted
Mar 7, 2017
Kind
B2
Abstract

A semiconductor device includes field electrode structures regularly arranged in lines in a cell area and forming a first portion of a regular pattern. Termination structures are formed in an inner edge area surrounding the cell area, wherein at least portions of the termination structures form a second portion of the regular pattern. Cell mesas separate neighboring ones of the field electrode structures from each other in the cell area and include first portions of a drift zone, wherein a voltage applied to a gate electrode controls a current flow through the cell mesas. At least one doped region forms a homojunction with the drift zone in the inner edge area.

Claims (23)

1. A semiconductor device comprising:

field electrode structures arranged in a cell area and between gate structures, wherein the field electrode structures extend into a semiconductor body and form a first portion of a pattern;

termination structures formed in an inner edge area surrounding the cell area, wherein at least portions of the termination structures form a second portion of the pattern;

cell mesas separating neighboring ones of the field electrode structures from each other in the cell area; and

at least one doped region forming a homojunction with a drift zone in the inner edge area,

wherein each of the field electrode structures comprises a field electrode and a field dielectric separating the field electrode from the semiconductor body,

wherein each of the termination structures comprises a termination electrode and a termination dielectric separating the termination electrode from the semiconductor body.

2. The semiconductor device of claim 1 , wherein the at least one of said termination structures comprises first portions and second portions, the first portions and the field electrode structures arranged in lines and forming the pattern and each second portion connecting two of the first portions.

3. The semiconductor device of claim 1 , wherein at least one of the termination structures surrounds the cell area.

4. The semiconductor device of claim 1 , wherein a width of a termination mesa between a circumferential termination structure surrounding the cell area and neighboring termination structures or field electrode structures is uniform along a circumference.

5. The semiconductor device of claim 1 , wherein the termination and field electrode structures are arranged in lines and form the pattern.

6. The semiconductor device of claim 1 , wherein the at least one doped region is arranged between termination structures and is configured to float.

7. The semiconductor device of claim 1 , wherein the at least one doped region forms a pn junction with the drift zone.

8. The semiconductor device of claim 1 , wherein the at least one doped region is depletable in an operational mode of the semiconductor device.

9. The semiconductor device of claim 1 , wherein the at least one doped region forms a unipolar homojunction with the drift zone and a mean net dopant concentration in the drift zone is at least twice as high as a mean net dopant concentration in the at least one doped region.

10. The semiconductor device of claim 1 , wherein the termination structures extend from a first surface into the semiconductor body and wherein the at least one doped region is arranged as a vertical projection of the termination structures and forms a pn junction with the drift zone.

11. The semiconductor device of claim 10 , wherein the at least one doped region is depletable in an operational mode of the semiconductor device.

12. The semiconductor device of claim 1 , wherein each of said termination structures comprises insulating material and/or intrinsic semiconducting materials.

13. The semiconductor device of claim 1 , wherein the at least one doped region directly adjoins a respective termination electrode.

14. The semiconductor device of claim 1 , wherein the at least one doped region is formed between the termination structures, forms a pn junction with the drift zone and is electrically connected to a termination electrode of the termination structures, wherein the at least one doped region is closer to the cell area than the termination electrode.

15. The semiconductor device of claim 1 , wherein the field electrode and termination structures have a same width.

16. The semiconductor device of claim 1 , wherein a vertical extension of the termination structures is greater than a vertical extension of the field electrode structures.

17. The semiconductor device of claim 1 , wherein a width of a circumferential termination structure is smaller than a lateral extension of the field electrode structures.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2015
From: SIEMIENIEC, RALF; BLANK, OLIVER; HIRLER, FRANZ; HUTZLER, MICHAEL; POELZL, MARTIN
To: INFINEON TECHNOLOGIES AUSTRIA AG
Reel/Frame 036418/0683 →
Priority Claims (1)
DE 10 2014 112 371 · Aug 28, 2014 · national
Continuity (1)
Related Publication 20160064547A1 · Mar 3, 2016