IP Library Granted Patent US 9,647,962
Granted Patent B2
US 9,647,962 · App. 15/236,636 · Granted May 9, 2017

Non-transparent bridge method and apparatus for configuring high-dimensional PCI-express networks

Inventors: Norbert Egi (Santa Clara, CA); Robert Lasater (Menlo Park, CA); Guangyu Shi (Cupertino, CA); Thomas Boyle (Plano, CA)
Assignee: Futurewei Technologies, Inc.
H04L49/25H04L41/12H04L45/24H04L45/48H04L49/15
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,647,962
App. No.
15/236,636
Granted
May 9, 2017
Kind
B2
Abstract

In a high-dimensional PCI-Express (PCIe) network, implementation of alternative paths is accomplished to facilitate flexible topology implementation and network domain scaling while enabling improved communication latency. Different portions of the PCIe tree structure are connected to allow a shorter path for communications by utilizing a bridge circuit configured as an end-point with respect to two switches that are not directly connected in the PCIe tree topology. The bridge circuit performs address translations to allow communications from one switch to be passed via the bridge circuit to the other switch.

Claims (24)

1. A PCIe network system comprising:

a plurality of switches coupled together to form a PCIe tree topology with a plurality of branches;

a plurality of devices coupled to the plurality of branches formed by the switches; and

a bridge circuit exposed to a first switch of the plurality of switches by a first range of addresses assigned to the bridge circuit and exposed to a second switch of the plurality of switches by a second range of addresses assigned to the bridge circuit, the bridge circuit being configured to perform address translations to convert a destination address within the first range of addresses to an address of a device coupled to the second switch, and to convert a destination address within the second range of addresses to an address of a device coupled to the first switch.

2. The PCIe network system of claim 1 , wherein the bridge circuit is configured to perform operations of:

receiving a first packet from the first switch, wherein the first packet has the destination address within the first range of addresses;

replacing the destination address of the first packet with the address of the device coupled to the second switch;

forwarding the first packet with the replaced destination address to the second switch;

receiving a second packet from the second switch, wherein the second packet has the destination address within the second range of addresses;

replacing the destination address of the second packet with the address of the device connected to the first switch; and

forwarding the second packet with the replaced destination address to the first switch.

3. The PCIe network system of claim 1 , wherein the bridge circuit comprises:

a first network connection connected to the first switch and a second network connection connected to the second switch;

a processing circuit; and

a memory storing an address translation table that maps the destination address in the first range of addresses to the address of the device coupled to the second switch, and the destination address in the second range of addresses to the address of the device coupled to the first switch.

4. A method performed by a bridge circuit in a PCIe network system to provide a shortened communication path between two portions of a PCIe tree topology of the PCIe network system, comprising:

receiving a first packet from a first switch in a first portion of the PCIe tree topology, wherein the first packet has a destination address within a first range of addresses assigned to the bridge circuit with respect to the first switch;

replacing the destination address of the first packet with an address of a device coupled to a second switch in a second portion of the PCIe tree topology;

forwarding the first packet with the replaced destination address to the second switch;

receiving a second packet from the second switch, wherein the second packet has a destination address within a second range of addresses assigned to the bridge circuit with respect to the second switch;

replacing the destination address of the second packet with an address of a device coupled to the first switch; and

forwarding the second packet with the replaced destination address to the first switch.

5. The method of claim 4 , further comprising:

accessing a mapping table stored in the bridge circuit to retrieve the addresses of the devices coupled to the first and second switches based on the destination addresses of the first and second packets.

Continuity (2)
Continuation 14536516 · Nov 7, 2014
Related Publication 20160352651A1 · Dec 1, 2016