IP Library Granted Patent US 9,667,274
Granted Patent B2
US 9,667,274 · App. 14/663,151 · Granted May 30, 2017

Method of constructing a parity-check matrix for using message-passing algorithm to decode the repeat-accumulate type of modulation and coding schemes

Inventors: Yi-Pin Eric Wang (Fremont, CA); Bo Hagerman (Tyresö, SE); Ali S. Khayrallah (Mountain View, CA); Michael Samuel Bebawy (Santa Clara, CA); Leif Wilhelmsson (Dalby, SE)
Assignee: Telefonaktiebolaget LM Ericsson (publ)
H03M13/118H03M13/1197H03M13/616H03M13/6325H04L1/0041
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,667,274
App. No.
14/663,151
Granted
May 30, 2017
Kind
B2
Abstract

A method in a network node comprises generating a parity-check matrix for decoding a transmission scheme. The transmission scheme comprises a repetition code, an interleaver, and a modulation having a memory property. The parity-check matrix comprises a function of: a differentiator matrix, the differentiator matrix comprising an inverse of an accumulator matrix; a deinterleaver matrix, the deinterleaver matrix comprising an inverse of an interleaver matrix, the interleaver matrix comprising a square unitary permutation matrix for introducing randomness; and a repetition decoder matrix.

Claims (58)

1. A method in a network node, comprising:

generating a parity-check matrix for decoding a received signal encoded with a transmission scheme, the transmission scheme comprising a repetition code, an interleaver, and a modulation having a memory property, the parity-check matrix comprising a function of:

a differentiator matrix, the differentiator matrix comprising an inverse of an accumulator matrix;

a deinterleaver matrix, the deinterleaver matrix comprising an inverse of an interleaver matrix, the interleaver matrix comprising a square unitary permutation matrix for introducing randomness; and

a repetition decoder matrix; and

performing message-passing decoding of the received signal using the generated parity-check matrix.

2. The method of claim 1 , wherein the accumulator matrix is an upper triangular matrix having a diagonal and an upper triangle populated with ones and a lower triangle populated with zeroes.

3. The method of claim 1 , wherein the transmission scheme further comprises a distributed pilot scheme having distributed pilot symbols between data sub-blocks.

4. The method of claim 3 , wherein the accumulator matrix is defined to account for an interruption of accumulation due to the distributed pilot symbols between data sub-blocks, such that the accumulator matrix is a block diagonal matrix having non-zero block matrices in a diagonal and all-zero matrices off-diagonal, each block matrix in the diagonal comprising an upper triangular matrix.

5. The method of claim 4 , wherein generating the parity-check matrix with the accumulator matrix defined to account for the interruption of accumulation due to the distributed pilot symbols results in a lower density of ones in the parity-check matrix relative to a parity-check matrix generated with an accumulator matrix not accounting for the distributed pilot symbols.

6. The method of claim 1 , wherein the modulation comprises one of differential binary phase-shift keying (DBPSK), Gaussian frequency-shift keying (FSK), and Gaussian minimum shift keying.

7. The method of claim 1 , wherein the modulation comprises a type of continuous-phase frequency-shift keying, and the method further comprises performing de-rotation to convert the modulation scheme to differential binary phase-shift keying.

8. The method of claim 1 , wherein the transmission scheme comprises a repeat-accumulate code.

9. The method of claim 1 , wherein the repetition code repeats each incoming bit according to a predetermined sequence pattern.

10. A method in a wireless device, comprising:

generating a parity-check matrix for decoding a received signal encoded with a transmission scheme, the transmission scheme comprising a repetition code, an interleaver, and a modulation having a memory property, the parity-check matrix comprising a function of:

a differentiator matrix, the differentiator matrix comprising an inverse of an accumulator matrix;

a deinterleaver matrix, the deinterleaver matrix comprising an inverse of an interleaver matrix, the interleaver matrix comprising a square unitary permutation matrix for introducing randomness; and

a repetition decoder matrix; and

performing message-passing decoding of the received signal using the generated parity-check matrix.

11. The method of claim 10 , wherein the accumulator matrix is an upper triangular matrix having a diagonal and an upper triangle populated with ones and a lower triangle populated with zeroes.

12. The method of claim 10 , wherein the transmission scheme further comprises a distributed pilot scheme having distributed pilot symbols between data sub-blocks.

13. The method of claim 12 , wherein the accumulator matrix is defined to account for an interruption of accumulation due to the distributed pilot symbols between data sub-blocks, such that the accumulator matrix is a block diagonal matrix having non-zero block matrices in a diagonal and all-zero matrices off-diagonal, each block matrix in the diagonal comprising an upper triangular matrix.

14. The method of claim 13 , wherein generating the parity-check matrix with the accumulator matrix defined to account for the interruption of accumulation due to the distributed pilot symbols results in a lower density of ones in the parity-check matrix relative to a parity-check matrix generated with an accumulator matrix not accounting for the distributed pilot symbols.

15. The method of claim 10 , wherein the modulation comprises one of differential binary phase-shift keying (DBPSK), Gaussian frequency-shift keying (FSK), and Gaussian minimum shift keying.

16. The method of claim 10 , wherein the modulation comprises a type of continuous-phase frequency-shift keying, and the method further comprises performing de-rotation to convert the modulation scheme to differential binary phase-shift keying.

17. The method of claim 10 , wherein the transmission scheme comprises a repeat-accumulate code.

18. The method of claim 10 , wherein the repetition code repeats each incoming bit according to a predetermined sequence pattern.

19. A network node, comprising:

one or more processors configured to:

generate a parity-check matrix for decoding a received signal encoded with a transmission scheme, the transmission scheme comprising a repetition code, an interleaver, and a modulation having a memory property, the parity-check matrix comprising a function of:

a differentiator matrix, the differentiator matrix comprising an inverse of an accumulator matrix;

a deinterleaver matrix, the deinterleaver matrix comprising an inverse of an interleaver matrix, the interleaver matrix comprising a square unitary permutation matrix for introducing randomness; and

a repetition decoder matrix; and

perform message-passing decoding of the received signal using the generated parity-check matrix.

20. The network node of claim 19 , wherein the accumulator matrix is an upper triangular matrix having a diagonal and an upper triangle populated with ones and a lower triangle populated with zeroes.

21. The network node of claim 19 , wherein the transmission scheme further comprises a distributed pilot scheme having distributed pilot symbols between data sub-blocks.

22. The network node of claim 21 , wherein the accumulator matrix is defined to account for an interruption of accumulation due to the distributed pilot symbols between data sub-blocks, such that the accumulator matrix is a block diagonal matrix having non-zero block matrices in a diagonal and all-zero matrices off-diagonal, each block matrix in the diagonal comprising an upper triangular matrix.

23. The network node of claim 22 , wherein the one or more processors configured to generate the parity-check matrix with the accumulator matrix defined to account for the interruption of accumulation due to the distributed pilot symbols results in a lower density of ones in the parity-check matrix relative to a parity-check matrix generated with an accumulator matrix not accounting for the distributed pilot symbols.

24. The network node of claim 19 , wherein the modulation comprises one of differential binary phase-shift keying (DBPSK), Gaussian frequency-shift keying (FSK), and Gaussian minimum shift keying.

25. The network node of claim 19 , wherein the modulation comprises a type of continuous-phase frequency-shift keying, and the one or more processors are further configured to perform de-rotation to convert the modulation scheme to differential binary phase-shift keying.

26. The network node of claim 19 , wherein the transmission scheme comprises a repeat-accumulate code.

27. The network node of claim 19 , wherein the repetition code repeats each incoming bit according to a predetermined sequence pattern.

28. A wireless device, comprising:

one or more processors configured to:

generate a parity-check matrix for decoding a received signal encoded with a transmission scheme, the transmission scheme comprising a repetition code, an interleaver, and a modulation having a memory property, the parity-check matrix comprising a function of:

a differentiator matrix, the differentiator matrix comprising an inverse of an accumulator matrix;

a deinterleaver matrix, the deinterleaver matrix comprising an inverse of an interleaver matrix, the interleaver matrix comprising a square unitary permutation matrix for introducing randomness; and

a repetition decoder matrix; and

perform message-passing decoding of the received signal using the generated parity-check matrix.

29. The wireless device of claim 28 , wherein the accumulator matrix is an upper triangular matrix having a diagonal and an upper triangle populated with ones and a lower triangle populated with zeroes.

30. The wireless device of claim 28 , wherein the transmission scheme further comprises a distributed pilot scheme having distributed pilot symbols between data sub-blocks.

31. The wireless device of claim 30 , wherein the accumulator matrix is defined to account for an interruption of accumulation due to the distributed pilot symbols between data sub-blocks, such that the accumulator matrix is a block diagonal matrix having non-zero block matrices in a diagonal and all-zero matrices off-diagonal, each block matrix in the diagonal comprising an upper triangular matrix.

32. The wireless device of claim 31 , wherein generating the parity-check matrix with the accumulator matrix defined to account for the interruption of accumulation due to the distributed pilot symbols results in a lower density of ones in the parity-check matrix relative to a parity-check matrix generated with an accumulator matrix not accounting for the distributed pilot symbols.

33. The wireless device of claim 28 , wherein the modulation comprises one of differential binary phase-shift keying (DBPSK), Gaussian frequency-shift keying (FSK), and Gaussian minimum shift keying.

34. The wireless device of claim 28 , wherein the modulation comprises a type of continuous-phase frequency-shift keying, and the method further comprises performing de-rotation to convert the modulation scheme to differential binary phase-shift keying.

35. The wireless device of claim 28 , wherein the transmission scheme comprises a repeat-accumulate code.

36. The wireless device of claim 28 , wherein the repetition code repeats each incoming bit according to a predetermined sequence pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2015
From: HAGERMAN, BO; KHAYRALLAH, ALI S.; BEBAWY, MICHAEL SAMUEL; WANG, YI-PIN ERIC; WILHELMSSON, LEIF
To: TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)
Reel/Frame 036169/0450 →
Continuity (1)
Related Publication 20160277036A1 · Sep 22, 2016